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Chapter 1
Introduction
In a today´s world of semiconductor devices silicon transistors dominate, while GaAs-
based high mobility transistors (HEMTs) and heterojunction bipolar transistors (HBTs)
have a well deserved reputation for high-frequency capabilities. Indium phosphide (InP)
offers the advantages of demanding high frequency and low power applications. With the
development of wireless communication frequencies migrates from 900MHz to 1.8, 2.1,
and higher GHz for higher bandwidth spectrum and the high power is required. Other
requirements include a high efficiency, manufacturability, and ultimately, low cost. Wide
band gap semiconductors promise the potential in this field. Conventional III-V semi-
conductors do not satisfy these demands. III-nitrides taking advantage over conventional
III-V semiconductors of their large and direct band gap. The band gap varies from 0.9eV
for InN through 3.4eV for GaN to 6.2eV for AlN (figure 1.1).
Figure 1.1: Band gaps of the most important semiconductors versus
their lattice parameter.
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Due to wide their band gap and their strong bond strength these materials can be
used in high power and high frequency applications. Additionally they can emit light in
violet, blue and green range. Commercially available components today consist mostly
in GaN LEDs. Under developments are GaN HEMTs, GaN laser diodes, GaN HBTs and
IGBTs. The array of applications for these devices ranges from high power applications
for military and space to every day items such as automobiles, displays, traffic lights. GaN
electronics still face to problem of suitable, large area and cheap substrates for growth.
Silicon and GaAs devices are produced on silicon and GaAs substrates of high quality, but
for GaN no GaN substrates are available in good quality. Sapphire and SiC provides a
good quality of grown structures but are not ideal for widespread commercialization. The
most refined substrate in the semiconductor world are silicon substrates. A high quality
epitaxial layer technology on a silicon substrate takes advantage of years of research into
wafer fabrication equipment and processing techniques. GaN on silicon offers a low cost,
high performance platform for high frequency, high power products.
The purpose of this work was to fabricate and characterize High Electron Mobility
Transistors on AlGaN/GaN heterostructures. The task was to develop the technology
of fabrication of HEMTs on AlGaN/GaN at the Institute of Thin Films and Interfaces
(ISG-1) at the Research Center Jülich, Germany. The performances of fabricated devices
on AlGaN/GaN structures on sapphire and silicon substrates were studied.
The work is divided into six parts. The first part of this work describes the basic
properties of group III-nitrides, AlGaN/GaN heterostructure, electron transport, and
applications of AlGaN/GaN HEMTs.
In the second part the basic operation principles of HEMT are given. The important
HEMT parameters and main evaluation methods are discussed.
The third part concerns about the methods used in this work to characterize the ma-
terial used for following device processing. Besides optical characterization also electrical
methods are described here.
In the fourth part the technology of the fabrication of AlGaN/GaN HEMTs on both
sapphire and silicon substrate is described. Starting with etching techniques for mesa
insulation and ending with technology of air-bridges and passivation.
The fifth part is dealing with characterization and properties of AlGaN/GaN HEMTs
on sapphire substrates. The material system is characterized and optimized via Round
HEMT technology. In this section the influence of layer structures on the electrical proper-
ties of devices are studied. The transistor layout and influence of geometrical parameters
to electrical performance is shown.
In the sixth part the performances of AlGaN/GaN HEMTs on silicon are discussed.
The influence of the different doping densities onto the device performances are studied.
The influence of thermal effects on the device operation is mentioned. The small and
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the large signal characterization of optimized devices is described. The properties of
AlGaN/GaN HEMTs on silicon substrates are compared to devices on sapphire. The last
section of this part is aimed to study the influence of the passivation layers onto the device
performance.
The main results of this work are summarized in the conclusion with an outlook to
future work.
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Chapter 2
Properties of AlGaN/GaN
Heterostructures
2.1 Group III-Nitrides
Semiconductor III-nitrides such as aluminum nitride (AlN), gallium nitride (GaN),
and indium nitride (InN) have a big potential to be used in optoelectronic devices (emit-
ters and detectors) and high power/temperature electronic devices. These materials and
their compounds cover an energy bandgap range of 1.9 to 6.2eV. Contrary to most III-V
semiconductors like GaAs and InP with a zincblende crystal structure, for a Group III ni-
tride crystal hexagonal wurtzite structure is typical. Let us now concentrate on properties
of GaN which is among III-nitrides the most investigated one. Owning its wide energy
gap it is an excellent candidate for device operation in high temperatures and caustic
environment. Importance of GaN lies in the fact that GaN is in the most cases starting
material for heterostructure epitaxy. The most common growth direction of hexagonal
GaN is normal to (0001¯) basal plane, where the atoms are arranged in bilayers consisting
of two closely spaced hexagonal layers, one with cations and the other with anions. The
crystal surface of GaN can have either Ga-polarity (Ga atoms on the top) or N-polarity
(N atoms on the top), depending on the nucleation layer on which is the GaN crystal
grown (see figure 2.1).
Polarity of GaN is given by used substrates, nucleation layer and also on the growth
method. Polarity plays an important role by growth of heterostructures in the formantion
of defects and influencing the performance of final devices [1]. Electrical properties of GaN
make it attractive for device application. Its high thermal conductivity (ten times higher
than GaAs) and high breakdown fields (3x 106Vcm-1) make it applicable in the fields of
high power and high temperature. GaN also disposes of excellent transport properties
as well as high peak velocity close to 3x 107cm/s and high saturation velocity about
5
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Figure 2.1: Structure of N-faced (a) and G-faced (b) GaN with polarity
and charge.
2.6× 107cm/s, which are values markedly higher than the value for Si and GaAs (figure
2.2). Some electrical properties of GaN in comparison to other materials are summarized
in table 2.1 below.
GaN layers for device applications are grown by various methods: MBE (molecular
beam epitaxy), MOCVD (metal-organic chemical vapor deposition) or HVPE (hydride
vapor phase epitaxy), giving a varying degree of surface roughness and the quality of
epilayers. The major obstacles of GaN is the lack of a suitable lattice matched and
thermally compatible substrate material (see table 2.1).
AlN GaN InN SiC GaAs Si
energy band gap Eg (300K) [eV] 6.2 3.39 0.7 3.1 1.43 1.1
dielectric constant εr 8.5 8.9 15.3 9.6 12.5 11.8
electron mobility (bulk)(300K) [cm2/ Vs] 300 440 70-250 <400 6000 1350
optical phonon energy [meV] - 91.2 - 95 33.2 62.9
electron affinity χ [eV] 1.9 4.2 - - 4.07 4.05
lattice constant a0 [Å] 3.112 3.189 3.54 3.081 5.65 5.43
lattice constant c0 [Å] 4.982 5.186 5.705 - - -
Table 2.1: Material properties for group III-nitrides compared with
other semiconductors of interest. Data are obtained from [3] and [4].
The first report on the epitaxy of GaN dates back to the year 1969 [24]. GaN lay-
ers were primarily grown on the (0001¯) sapphire substrates (Al2O3). Intensive studies of
GaN growth and its properties followed the interest delineated in the early 1980s but sev-
eral problems, preventing the utilization of GaN in electronic and optoelectronic devices,
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seemed to be impossible to overcome. The GaN layers suffered from a very high n-type
background carrier concentration and no p-doping could by achieved. In the late 1980s
high quality GaN layers on sapphire were reported with dramatic improvement of both
the structural and the electrical properties.
The best choice for a substrate for a GaN epitaxy and device is only gallium nitride
itself. GaN substrate eliminates all problems associated with hetero-epitaxy. Homoepi-
taxy of GaN to GaN offers good control of polarity, dopant concentration, stress, zero or
very low thermal expansion coefficient mismatch and lattice constant mismatch. There is
no need of interlayers reducing stress and lattice mismatch compared to heteroepitaxy on
silicon, sapphire or silicon carbide substrates. The disadvantage is that GaN is still not
available in large wafers and the price of fabrication of free standing GaN is very high.
Figure 2.2: Electron drift velocity as a function of electric field for Si,
GaAs, 6H-SiC and GaN at 300K [1].
Sapphire substrates offer large area availability (6 inches), good quality, high temper-
ature stability, good insulating and good mechanical properties at low costs. The main
disadvantage is its poor thermal conductivity (0.5W/cmK). Its large lattice mismatch to
GaN causes high defect density (see table 2.1).
Other most used substrates for GaN growth are silicon carbide (SiC) and silicon (Si).
SiC provides smaller lattice mismatch to GaN (only 3.5 %) and higher thermal conduc-
tivity (3.8W/cmK) contrary to sapphire. This makes this substrate suitable for use in
power and high temperature applications. On the other side SiC substrates suffer from
high cost, mediate quality and small area wafer availability (3 inches).
Silicon is a very attractive substrate for GaN epitaxy. Si offers large area wafers
(12 inches) at a low cost with a good thermal conductivity (1.5W/cmK). Silicon has a
large lattice mismatch (about 17 %) and high thermal expansion coefficient mismatch,
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resulting to cracks on the surface [51] and a high dislocation density comparable to GaN
on sapphire. Using a system of intermediate and buffer layers nowadays higher quality was
achieved and crack free structures have been already grown [9,7]. Si promises advantages
over other substrates also especially in possible integration with matured Si electronics.
The physical properties of substrates are summarized in the table 2.2 below.
Substrate AlN GaN Al2O3 SiC Si
thermal conductivity [W/cmK] 3.3 1.3 0.5 3.0-3.8 1-1.5
lattice mismatch [%] -2.4 - -16 +3.5 -17
resistivity high high high high mediate
cost high high low high low
wafer size [inch] small small 6 3 12
Table 2.2: Physical properties of substrates.
2.2 AlGaN/GaN Heterostructures
The operation principles of device studies in this work are based on the properties of a
heterostructure. A heterostructure or heterojunction is formed between two semiconduc-
tors with different energy band-gaps Eg, permitivities s, work functions qφs, and electron
affinities χs. The energy band diagram of such two semiconductors prior to the formation
of a junction is shown in figure 2.3(a). After putting the wide band gap semiconductor
into contact with the narrow band gap semiconductor, a discontinuity in conduction band
4Ec and valence band 4Ev is present. The discontinuity in the conduction band cre-
ates a triangular quantum well, and near to the boundary at the bottom side, the two
dimensional electron gas is formed (2DEG) (figure 2.3).
FE
FE
Vacuum level
Semiconductor I Semiconductor II
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Figure 2.3: Energy band diagram for wide (I) and narrow (II) band gap
semiconductor.
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When the wide band gap semiconductor is highly doped then the electrons are sepa-
rated from the donor atoms and collected as 2DEG channel in the quantum well under the
heterointerface. The separation of electrons from their donor atoms drastically reduces
the Coulomb scattering and leads to a high mobility and a high saturation velocity in
the channel. In contrast to the conventional III-V semiconductors where a doped layer is
necessary to create a 2DEG the situation in the GaN/AlGaN is different where a chan-
nel is created by the presence of the polarization fields, which can produce 2DEG with
very high electron concentration even without doping as will be discussed in the following
section.
The AlGaN/GaN heterostructure is created when the AlGaN barrier (doped or un-
doped) is grown on a relatively thick GaN layer. Because of the difference in band-gap
energies band bending occurs and in the upper part of GaN layer near to boundary and
a two dimensional conductive channel is created by electrons. As was mentioned before
wurtzite group III-nitrides are tetrahedrally coordinated with a lack of symmetry along
the c-direction. Because of this lack of symmetry along the c-direction and the large ionic-
ity of the covalent bond in wurtzite GaN a large spontaneous polarization (PSP ) oriented
along the hexagonal c-axis occurs (figure 2.1). The piezoelectric coefficients of III nitrides
(PPE) are almost an order of magnitude larger than in many of traditional III-V semi-
conductors. Therefore the polarization charge arises from two sources: piezoelectric effect
by strained AlGaN and the difference in spontaneous polarization between AlGaN and
GaN. Piezoelectric constants and spontaneous polarization increase from GaN to AlN,
so the total polarization of AlGaN layer is larger than of GaN buffer layer and there-
fore a positive polarization charge is present at lower AlGaN/GaN interface, for Ga-face
structure.
Substrate
GaN
AlGaN
PEPPSP
P
SP
-

+
Substrate
E
F
2DEG
Figure 2.4: AlGaN/GaN based structures with Ga-polarity. Polariza-
tion induced sheet charge density with directions of the spontaneous
and the piezoelectric polarization (left); electron accumulation and for-
mation of 2DEG at the interface (right).
Electrons which tend to compensate this positive charge resulting in the formation of
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a 2DEG in the triangular quantum well at the AlGaN/GaN interface will drop below the
Fermi level EF , see figure 2.4 [10]. In the case of N-faced structures a negative polarization
charge will be compensated by holes and these will be accumulated at the interface.
The effects of spontaneous and piezoelectric polarization in nitrides are large enough
to produce 2DEG even without intentional doping of AlGaN layer. The maximum sheet
carrier concentration for such undoped structures is limited to about 2x1013cm−2 due to
strain relaxation of the top layer. A very high electron density as well as high drift mobility
up to 2000cm2V−1s−1 at 300K and 18000cm2V −1 at 77K is reached in the 2DEG channel.
The influence of polarization to band edge profile and electron density for a structure
without modulation doping is clearly shown in figure 2.5(a). Assuming a background
doping concentration about 1016cm−3, according to simulation no quantum well is formed
at the heterojunction without considering polarization. Introducing the polarization the
electron energy close to the interface is reduced and the triangular quantum well is formed
below the AlGaN/GaN heterointerface. The polarization charge causes an increase of
electron concentration in the 2DEG. On the other side in the structure with modulation
doping the quantum well is still present also in the case without polarization (see figure
2.5). The calculations have been done with WinGreen simulation packet [33].
a) b)
Figure 2.5: Electron concentration and the conduction band edge profile
for structure without (a) and with modulation doping (b)
2.3 Electron Transport in AlGaN/GaN Heterostruc-
tures
In the point of view for HEMT applications, the electron transport in the conducting
2DEG channel is important. In undoped as well as in doped structures the maximum
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sheet charge caused by piezoelectric polarization depends on the Al-concentration as well
as on the thickness of the AlGaN layer in AlGaN/GaN heterostructure. This has to be
considered for the design of layers for device applications. In an effort to achieve a high
sheet carrier density with accessory high carrier mobility the design of structures goes
towards a higher Al content of gating layer. The resulting higher band discontinuity
should improve the carrier confinement, and stronger spontanous polarization and the
piezoelectric effects contribute to a higher sheet charge density in the channel. In addition
a higher band gap of the AlGaN layer promises a higher composite breakdown field.
Transport properties of nitride semiconductor are briefly reported in [12].
There are different scattering effects which affect the mobility of 2DEG. The temper-
ature dependence of 2DEG mobility is displayed in figure 2.6.
Figure 2.6: Electron mobility vs temperature of Al0.15Ga0.85N modula-
tion doped structure with the influence of different scattering processes
(according to [23]).
High electron mobility transistors (HEMT) by their nature rely on transport under
high electric fields. So in a view of using AlGaN/GaN heterostructure for device appli-
cation the properties of nitrides must be examined in the terms of high field transport.
High field transport in AlGaN/GaN has been reviewed in [12]. The electron drift velocity
versus electric field for GaN, Al0.2Ga0.8N, Al0.5Ga0.5N, Al0.8Ga0.2N and AlN after [12] is
depicted in figure 2.7.
2.4 HEMT Applications
The first breakthrough of AlGaN/GaN high mobility transistors as demonstrated by
Khan et al. in 1994 [52]. Devices with 0.25µm gate length showed a current density (IDSS)
11
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Figure 2.7: Calculated electron drift velocity versus applied electric
field for GaN, Al0.2Ga0.8N, Al0.5Ga0.5N, Al0.8Ga0.2N and AlN. (accord-
ing [12])
of 60mA/mm and a transconductance (gm) of 27mS/mm, but no microwave power per-
formance had been reported. Shortly after, Atkas et al. have shown devices with a gate
length of 3µm and gate width of 40µm exhibiting a transconductance of about 120mS/mm
with low on-resistance with drain current nearly 500mA/mm on doped structures [53].
First power data were reported for AlGaN/GaN HEMTs with 30nm Al0.15Ga0.85N on a
thin (0.3µm) buffer on sapphire at UCSB [54]. At frequency of 2GHz, a class A output
power density of 1.1W/mm with a power added efficiency (PAE) of 18.6% was obtained.
The output power was found to be limited by the serious heating of the device under
operation and the poor electron transport in the channel. This was because a thin GaN
base layer on sapphire has high composite thermal impedance and poor crystalline qual-
ity. Increasing the thickness of GaN base layers, a CW power density of 1.57W/mm at
4GHz was demonstrated on HEMTs fabricated on a heterostructure consisting of 40nm
Al0.15Ga0.85N on 2-3µm semi-insulating GaN layers [55]. The effect of the gate width
on the power performance was investigated using Al0.5Ga0.5N HEMTs with 0.25µm gate
length. Increasing the gate width from 100 to 500 µm, a steady increase of total output
power from 0.35 to 1W at 8GHz was observed, whereas the power density decreased from
3.3 to 2W/mm, respectively. This behavior was attributed to self-heating effect for larger
devices [56]. Nowadays still higher DC and RF performances for GaN devices are achieved
due to improvements in material quality and device processing [59]. High performance
0.25µm gate length AlGaN/GaN HEMT on sapphire substrate with transconductance of
over 400mS/mm have been published with fT of 85GHz and fmax of 151GHz [60]. In effort
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to reduce self heating effects and to improve power handling capability a few reports on
high resistivity SiC substrates have appeared [57], [58]. Devices on SiC substrate with
0.12µm exhibited an extrinsic transconductance of 217mS/mm and current drive capa-
bility 1.19mA/mm and a record high unity current gain cutoff frequency of 101GHz and
maximum oscillation frequency of 155GHz [69]. Power densities of 13.8W/mm at 2GHz
have been published [70].
Pioneers in the use of undoped AlGaN/GaN structures was Cornel University. Record
output power of 11.2W/mm at 10GHz was published on undoped AlGaN/GaN HEMTs
on silicon carbide substrates after surface passivation.
After optimizing the growth of GaN on silicon substrates first results of HEMT proper-
ties start to appear. Chumbes at al. have presented devices with 25GHz cutoff frequency
and 0.5W/mm output power for 0.3µm gate length, with near unity fmax to fT ratio.
Later, on the structures grown by MBE on resistive Si(111) substrates for devices with
0.5µm gate length maximum transconductance of 160mS/mm and drain-source current
exceeding 600mA/mm were published [62]. Devices have shown fT and fmax about 17GHz
and 40GHz, respectively. High performance devices with the power density of 1W/mm
for 150x1µm gate at 4GHz and fT=28GHz and fmax=50GHz have been published [64].
High output power 6.6W/mm measured at 2GHz has been demonstrated [100]. During
the work on this thesis we have published the highest saturation current above 0.82A/mm
and peak transconductance 110mS/mm on a device with RoundHEMT design [65]. For
linear HEMTs we have obtained saturation current 0.91A/mm and a unity current gain
frequency of 12.5GHz [66]. Also the highest values of a unity gain frequency of 20 and
32GHz and a maximum frequency of oscillation of 22 and 27GHz have been published
during this work [80].
13
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Chapter 3
High Electron Mobility Transistor
The metal-semiconductor field effect transistor (MESFET) has been the "workhorse"
of the microwave industry for many years. The MESFET was and is still used as the
active device for both low noise and power amplifiers as well as for transfer switches,
attenuations, oscillators, and mixers. Its fabrication is also compatible with the man-
ufacture of monolithic circuits. But the performance limits of the MESFET have been
reached. The high electron mobility transistor (HEMT) is one of the devices that offers
improved performance as compared with MESFETs for many applications.
3.1 Principle of HEMT
The HEMT, also called as modulation doped field effect transistor (MODFET), has
become the dominant high-frequency device. HEMT is a three terminal device (see figure
3.1), which operation principle is based on those of the MESFET. The current between
drain and source is controlled by the space charge, which is changing by applying the volt-
age to the gate contact. The current between drain (D) and source (S) is flowing through
the two dimensional conducting channel, created by electrons (2DEG). The existence and
the quality of 2DEG has a significant consequence on the electronic transport along the
interface as well as to properties of final devices. The quality of the channel is depending
on used substrate, growing method, and level of doping of used carrier supply layer. The
flow of electrons through the channel is controlled by the gate (G).
The 2DEG is formed below the hetero-interface of the two different semiconductors
(AlGaN/GaN), see figure 3.1. The conductivity of this two dimensional channel is given
by [46]:
σ = qnSµ (3.1)
where q is the electron charge, nS is the sheet carrier concentration of free electrons and µ
15
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Figure 3.1: Schematic draw of AlGaN/GaN HEMT device.
is the mobility of the electrons. It means that the channel conductivity is function of the
carrier concentration and the carrier mobility in electric field. The product nSµ is therefore
crucial parameter of 2DEG. The existence and the quality of 2DEG has a significant
consequence on the electronic transfer along the interface as well as to properties of final
devices. Schematic draw of HEMT on AlGaN/GaN heterostructure with 2DEG is shown
in figure 3.1. Source and drain contacts are placed directly on AlGaN layer. Contact to
2DEG is created due to thermal annealing as will be discussed later.
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AlGaN GaN AlGaN GaN
Figure 3.2: Band scheme of AlGaN/GaN HEMT device at zero gate
voltage (left) and by applying of negative gate voltage (right).
Band scheme of the HEMT device, with triangular potential well is displayed in figure
3.2a. Applying of a positive voltage to the drain, current transport along 2DEG will
start, because of potential drop between source and drain. The magnitude of the current
is controlled by the applied voltage to gate contact VG. Increasing gate voltage into the
negative values forces the space charge below the gate to spread towards two dimensional
channel with electrons. After reaching the channel this starts to deplete under the gate
region and so affects the drain current, until the channel is pinched-off see figure 3.2b.
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By gate voltage above pinch-off electrons flow between source and drain. With increasing
the drain bias, the drain-source current increases linearly up to certain value. After this
value the current through the channel starts to saturate. The maximal saturation value
IDSS depends on the concentration of 2DEG. With increasing 2DEG concentration IDSS
increases what correspond to the amount of particles able to transfer the charge in the
channel [5]. The dependence of the drain-source current (ID) on applied voltage (VDS) is
depicted in figure 3.3.
3.2 HEMT Parameters
In this section, the main parameters of HEMT device will be described. Some basic
terms, important for evaluation of HEMT performance will be defined.
The basic geometrical parameters of the HEMT is the gate length Lg and the gate
width Wg (see figure 3.1). Other characteristic dimensions are the thickness of active
layer respective distance of the gate contact from conductive channel d, the gate to source
and the gate to drain terminal spacing, Lgs and Lgd (3.1). Dimension Lg is critical
in determining the maximal frequency limits for the device. The drain current flowing
through the device is directly proportional to the gate width Wd [13]. Therefore for low-
noise, low current application relatively small-gate-width devices are utilized, in contrast
to large-gate-width devices used rather in power applications.
The electrical properties are characterized by following quantities: the saturation cur-
rent ID, the transconductance gm, the output conductance gd, and characteristic frequen-
cies as the current gain frequency fT and the maximal frequency of oscillation fmax.
The DC behavior of HEMTs is characterized by output characteristics ID =
f(VDS, VGS). The ID is typically depicted proportional to channel width Wg, so is given
in [mA/mm]. Typical I(V) output curves of the HEMT device on AlGaN/GaN are shown
in figure 3.3
Dotted parabola in figure 3.3 represents saturation voltage. It is the drain-source volt-
age at which the drain current saturates, for given VGS. This parabola separates output
curves to linear and saturation region. The saturated drain current for VGS corresponds
to IDSS. Transconductance of device is one of most important indicators of device quality
for microwave applications. It is proportionally connected with gains and high frequency
properties. Transconductance is defined as
gm =
∂ID
∂VGS
∣∣∣∣
VDS=constant
(3.2)
The output conductance is an important parameter in analog applications and it plays
17
CHAPTER 3. High Electron Mobility Transistor
Figure 3.3: Typical output characteristics for doped AlGaN/GaN
HEMT device.
a significant role in determining of optimum matching properties. It is defined as [13]
gd =
∂ID
∂VDS
∣∣∣∣
VGS=constant
(3.3)
The frequency at which the the current gain becomes unity for short-circuits conditions
is called cutoff frequency fT or unity current-gain frequency. Current gain h21 can be
written as following derivation of drain current respect to the gate current
h21 =
∂Id
∂Ig
=
gm∂VGS
(jωCg)
(3.4)
assuming gate capacitance Cg. The radial frequency at which this gain becomes unity is
expressed as
ωT =
gm
Cg
(3.5)
and hence the unity current gain frequency is:
fT =
gm
2piCg
(3.6)
The cutoff frequency is expressed directly using the transconductance and the gate
capacitance, what is pointing out that fT is crucial parameter at the device evaluation.
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3.3 Transport Models
The charge flowing in the two dimensional channel of the HEMT is always under the
influence of a potential from gate. Considering the schematic cross section of a HEMT
structure and assuming no extrinsic series source and drain resistance, the channel 2DEG
sheet charge concentration at any point x along the channel by applied gate voltage VG
is given by
ns(x) =
εsε0
qd
(Vgs − Vth − V (x)) (3.7)
where εs is the dielectric constant of the semiconductor, ε0 is the dielectric constant
of the vacuum and d is the distance of the gate to the 2DEG channel (see figure 3.1).
The expression εsε0/d is the gate to channel capacitance C0. We will assume that the
capacitance C0 is independent of ns. In reality the capacitance will only slowly increase
with ns due to slight reduction of the d connected with the Fermi level variation. The
threshold voltage Vth is the voltage where the sheet concentration in channel is equal to
zero and is defined as
Vth = φB −∆EC − qND
2εsε0
d2 (3.8)
Assuming constant mobility model and the expression 3.1, taking in account Ohmic
Law, the drain current can be expressed as
ID = −µQ(x)dV (x)
dx
(3.9)
The case in which the drain current saturates is achieved, when ns is decreasing to 0
at the end of channel where x = Lg. Then the drain current is given by [46]
ID =
µεsε0
2Lgd
(Vgs − Vth)2 (3.10)
This is in the case of long gate devices (Lg > 10µm), where the electric transport occurs
at low electric fields. The devices characterized at this work are short gate devices (with
a gate length 0.7 µm and smaller). As was mentioned before, the electronic transport in
the HEMT devices with short gate length is working under high field. If the intensity of
the field is higher than a critical value the velocity starts to saturate and in the case of
AlGaN/GaN could also decrease (see figure 2.2). The model where this effect is accounted
is called saturation velocity model. Assuming the saturation velocity model [34], the drain
current ID is given:
ID = q.nS.vsat (3.11)
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where nS is sheet concentration of electrons in the channel and vsat is saturation velocity
of electrons.
3.4 Contacts on the HEMT
Besides the electronic properties of the layer structure such as carrier mobility or con-
ductivity of 2DEG also the metal contacts are determining for the DC and RF properties
of the final device. The quality of the contact is crucial to stable operation of transistor.
Ohmic contact have to carry signal with minimal resistance and without rectification. On
the other side Schottky contact have to dispone with high barrier height to AlGaN/GaN
structure.
3.4.1 Ohmic Contacts
The ohmic contacts to heterostructure with 2DEG is crucial for the device perfor-
mance. In general, an ohmic contact is referred to a non-injecting contact in which the
current-voltage relationship under both reverse- and forward-bias condition is linear and
symmetrical. However, in reality, a contact is considered ohmic if the voltage drop across
the metal semiconductor interface is negligible compared to the voltage drop across the
bulk semiconductor. It is difficult to make ohmic contact to wide-gap semiconductor (e.g.
III-group nitrides), because it does not generally exist metal with low-enough work func-
tion to yield a low barrier. Therefore the practical way to obtain a low resistance ohmic
contact is to increase the doping level near the metal-semiconductor interface to very
high level. So in some cases a highly doped GaN layer is placed at the top of AlGan/GaN
heterostructure in effort to lower the barrier.
The specific contact resistivity and other related parameters of the ohmic contact can
be evaluated by transmission line model (TLM) [21].
In the particular approach a linear array of contacts is fabricated with various spacing
d v
w
LT
Figure 3.4: Current flow between two contact of transmission line model
(TLM) structure.
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between them. The total resistance between two contacts is measured by four point
method and plotted as a function of the contact spacing. It is fitted by using linear
regression as describes following equation [22]
Rmeas = 2 · Rk
w
+ d · Rs
w
(3.12)
where Rmeas is the total measured resistance between two contacts given in (Ω), Rk is the
contact resistance given in Ωmm, Rs is the resistance of layer structure in Ωsquare, w
is the width of the contact and d is the spacing between contacts. The value of specific
contact resistance is given by
ρc =
R2k
Rs
(3.13)
where values Rk and Rs are obtained from linear approximation of equation 3.12 [22]. For
the effective transfer length LT is valid relation
LT =
Rk
Rs
(3.14)
rd
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a) b)
Figure 3.5: Rectangular (a) and circular (b) transmission line model
structures.
For the rectangular contacts the current flow at the contact edges significantly affects
the result of the contact resistance. Therefore a mesa island is fabricated to eliminate the
unwanted current flow. The circular patterns avoid this problem and also to mesa etching
is not required (5.4b). This enhanced model is called circular transmission line model. To
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obtain the values of Rk and Rs from CLM, following relation has to be used [22]
Rmeas = Rs · 1
2pi
ln
r
r − d +Rk ·
1
2pi
(
1
r
+
1
r − d) (3.15)
where r is radius of the inner circle and d is spacing between the circular structures.
d d d d d1 2 3 4 5
R
m
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- measured points
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Figure 3.6: Evaluation of contact and sheet resistance from TLM struc-
ture.
3.4.2 Schottky Contacts
Schottky contacts are an important building block for HEMT devices. The energy-
barrier height φB is a key parameter of the junction, controlling both the width of depletion
region in the semiconductor and the electron current across the interface. Barrier height
is defined as the energy difference between the semiconductor conduction-band edge at
the interface and the Fermi level in the metal (see figure 3.7).
As indicated in figure 3.7, for undoped semiconductor the electrons cross through the
barrier mainly by passing over the barrier, by thermionic emission. In the case of doped
heterostructure electrons also tunnel through the barrier at some elevated energies, by
thermionic field emission. In the case of very high doping the depletion region is very
thin and electrons tunnel through the barrier. The I(V) characteristic gets linear, the
resistance is low and the contact becomes ohmic. The value of barrier height depends on
the difference between the electron affinities for the metal and the semiconductor. This is
more less only a theoretical case. In reality the deposition of metal to semiconductor gives
a large number of interface states at the metal-semiconductor interface. High interface-
state density causes that Fermi level is pinned at certain level in the energy gap. Then
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Figure 3.7: Schematic band structure of metal-semiconductor contact
with marked barrier height for undpoed (a) and doped (b) AlGaN/GaN
heterostructure.
the calculation of Schottky barrier requires detailed information on the distribution of
interface states. Since such information is usually not available, the Schottky- barrier
height is normally determined from experimental current voltage characteristics.
Evaluation of I(V) curve measured at constant temperature provides important in-
formation about Schottky contact. Real and ideal IV characteristic is in shown figure
3.8.
Figure 3.8: Ideal and real I(V) characteristics of Schottky contact.
Schottky contact is characterized by barrier height φb, ideality factor n, serial resistance
Rs and breakdown voltage Vbr. All these parameters are evaluated from forward resp.
reverse I(V ) characteristic. In forward voltage region for applied voltage higher than
3kT/q the current is defined by equation [46]
I = Is exp
q(V − IRs)
nkT
[A] (3.16)
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where the saturation current represent as
Is = AA
∗T 2 exp
qφb
kT
(3.17)
where k is the Boltzman constant, T is the absolute temperature of device, A is the device
area and A∗ is a the Richardson constant. From the behavior of I(V) curve barrier height
can be calculated. The barrier height will be given by saturation current Is which is the
intersection point of extrapolated forward I(V ) curve with Y-axis:
φb =
kT
q
ln
AA∗T 2
Is
(3.18)
3.5 High Frequency Operation
High frequency analysis of the HEMT devices are based on the measurement and eval-
uation of scattering parameters (S-parameters). S-parameters are related to travelling
waves that are scattered or reflected when a n-port network is inserted into a transmis-
sion line. HEMT is measured as a two-port network (figure 3.9) where the input port
corresponds to gate-source and the output port to drain-source.
a2b1
a1 b2
S11
S12
S22
S21
2-port
Figure 3.9: S-parameters of two-port network.
S-parameters of two-port network at different conditions are given [35] by
S¯11 =
b¯1
a¯1
∣∣∣∣
a¯2=0
(3.19)
S¯21 =
b¯2
a¯1
∣∣∣∣
a¯2=0
(3.20)
S¯12 =
b¯1
a¯2
∣∣∣∣
a¯1=0
(3.21)
S¯22 =
b¯2
a¯2
∣∣∣∣
a¯1=0
(3.22)
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where a¯1,2 und b¯1,2 are incident and reflected waves at input and output of the transistor
(figure 3.9). S-parameters are measured as the function of the frequency. The S¯11 is called
the input reflection coefficient, S¯12 the reverse transmission coeficient, S¯21 the forward
transmission coefficient, and S¯22 the output reflection coefficient.
The basic quantities which are important for RF characterization of device can be
calculated directly from measured S-parameters. They are:
Short Circuit Current Gain h21
h21 =
−2S¯21
(1− S¯11) · (1 + S¯22) + S¯22 · S¯21 (3.23)
It gives the current gain when the output of the transistor is in shortcut.
Maximum Available Power Gain MAG
MAG =
S¯21
S¯12
· (K −
√
K2 − 1) (3.24)
Maximum available power gain expresses maximal power gain by conjugate matching
at input and output. K is called stability factor, speaks about stability of the transistor
in frequency range. MAG is defined only for the K ≥ 1. K is given as
K =
1 + |S¯11 · S¯22 − S¯12 · S¯21|2 − |S¯11|2 − |S¯22|2
2|S¯12| · |S¯21| (3.25)
Maximum Stable Gain MSG
MSG gives power gain of transistor at the stability border, at K=1
MSG =
S¯21
S¯12
(3.26)
Unilateral Power Gain GU : Every transistor exhibits a retroactive capacitance from
the output toward input. GU considers only the power gain that is obtained by compen-
sation of these retroaction parameter by losses neutralization circuit. Is given by
GU =
| S¯21
S¯12
− 1|2
2(K · | S¯21
S¯12
| −Re| S¯21
S¯12
|) (3.27)
For the practical application of transistor the figures of merit are unity current gain
frequency fT and unity power gain fmax.
Current Gain Cutoff Frequency fT
fT is the frequency at which magnitude of the transistor incremental short-circuit cur-
rent gain h21 drops to the unity. It is a key estimator of transistor high-speed performance.
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Mathematically fT is defined as:
fT : h21(fT ) = 1 (3.28)
26
CHAPTER 3. High Electron Mobility Transistor
Maximum Frequency of Oscillation fmax
fmax is defined as the frequency at which GU of transistor drops to the unity
fmax : |GU(fmax)| = 1 (3.29)
fmax is typically different from (for FETs typically larger than) fT , because of addition
to current gain, fmax takes into account the possibility of voltage gain. Practically, to
estimate fT , S-parameters are converted into the h-parameters and current gain is plotted
versus frequency. fmax is then estimated by extrapolation of the measured unilateral power
gain versus frequency.
3.6 Small Signal Equivalent Circuit
In the section before, S-parameters of transistor were mentioned to evaluate the cutoff
frequency and the maximal frequency of oscillations. Using the following small signal
equivalent circuit model also another important parameters will be evaluated from mea-
sured S-parameters. Real device suffer from different parasitics, see figure 3.10 below.
These have to be extracted to understand operation of a device. Small signal circuit
model provide a vital link between measured S-parameters and the electrical processes
occurring within device. Small signal circuit model after [13] is in figure 3.11.
Source DrainGate
2DEG
Figure 3.10: Cross section of HEMT indicating origin of the elements
of small signal equivalent circuit.
Transistor performance is significantly affected by parasitic elements. The parasitic
inductances Ls, Ld and Lg arise primarily from metal contact pads deposited on the
surface, so they are dependent on surface features. The resistances Rs and Rd are included
to account for the contact resistance of the ohmic contacts as well as any bulk resistance
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leading up to active channel. The gate resistance Rg results from metallization resistance
of Schottky contact.
Lg Rg Cgd
Cgs
Rgs
Rs
Ls
Rd Ld
DrainGate
Source
gm e -j t Rds
Cds
Intrinsic device
Figure 3.11: Small signal equivalent circuit of HEMT with intrinsic and
extrinsic parameters.
The intrinsic capacitances Cgs and Cgd model the change in the depletion charge with
respect to the gate-source and drain-source voltages respectively. This capacitances are
influencing directly the RF performance of a transistor (see equation 3.28). The intrinsic
gain mechanism of the device is provided by intrinsic transconductance gm,int with a phase
shift eiωτ . Parallel to gm is the resistance Rds, which represents the parallel conductance
of the buffer. Ri is the charging resistance which is included in the model to improve the
match to S11. In real devices the value of intrinsic gm is very high, but extrinsic gm is
strongly affected by RS.
gm =
gm,int
1 + gm,int ·RS (3.30)
The intrinsic parameters are contrary to extrinsic (parasitic) parameters dependent on
a bias condition and are constant through measured frequency range. As was mentioned
before intrinsic capacitances affect cutoff frequency fT . As was mentioned in the section
before fT and fmax are important parameters to characterize the HEMT device. Using a
simplified model considering equation 3.11 and the equivalent small-signal circuit (figure
3.11), the input and the output currents are given by [61]:
Iout = gmVgs (3.31)
Iin = VgsjωCgs (3.32)
Hence the current gain h21 of the device follow to equation 3.4. fT can be calculated from
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intrinsic circuit values following equation
fT =
gm,int
2pi(cgs + cgd)
(3.33)
where gm,int is the intrinsic transconductance, cgs is the gate-source capacitance and cgd
is the gate-drain capacitance. This value is not equal to measured value of fT (estimated
from S-parameters measuring), and is called gain cut-off frequency. In praxis at high
drain voltages where Cgs»Cgd, fT is given by
fT =
gm,int
2pi(Cgs)
(3.34)
Another high frequency figure of merit is the maximum oscillation frequency fmax,
which is defined as the frequency when unilateral gain is unity as gives equation 3.29.
Considering small signal equivalent circuit with input and output matched for maximal
power transfer, we get:
powergain = (
Iout
Iin
)2 × RL
4Rin
=
fT
f
× RL
4Rin
(3.35)
Therefore fmax is given by
fmax =
fT
2
× ( RL
4Rin
)1/2 (3.36)
where RL and Rin are the load and input resistance of device.
Maximal frequency expressed considering parameters of small signal equivalent circuit
can be also given by
fmax =
fT√
4(Rs+Ri+Rg)
Rds
+ 2
Cgd
Cgs
(
Cgd
Cgs
+ gm(Rs +Ri))
(3.37)
3.7 Large Signal Characteristics
AlGaN/GaN HEMTs are intended primarily for power application at high frequencies.
The main parameter facing a power device is the maximum power level that can be
obtained and the associated gain. Desirable for this are large drain breakdown voltage,
high gain at high frequencies, and high drain efficiency. As in small signal modelling also
in power modelling the basic device geometrical factors that are needed to calculate the
current voltage characteristics have first to be established . Once these are known, the
output characteristics superimposed with load line can be used to estimate the power level
that can be obtained from the device provided that it is not limited by the input drive as
shown in figure 3.12. Important is the operating point on IV characteristics about which
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the AC microwave signal swings [76]. In Class-A operation, the maximum power that can
be expected from the drain circuit of device is given by [61]
Pmax =
IDSS(Vbr − Vknee)
8
(3.38)
where IDSS is the maximum drain current, Vbr is the drain breakdown voltage, and Vknee
is the knee voltage as shown in figure 3.12. The DC load line shown in figure 3.12 would
be used in a Class-A RF amplifier with maximum drain voltage VD = Vbr/2. The slope
of the load line is 1/RL where RL is the value of the load resistance at the output of the
HEMT.
Figure 3.12: Schematic I(V) characteristics of HEMT with a load line
for a Class-A operation.
From equation 3.38 it is clear that to achieve high power the values of Vbr and IDSS
have to be as large as possible. The breakdown voltage of GaN devices is larger than
those of conventional III-V semiconductors.
Increased power handling capability is a direct result of large breakdown voltage and
thermal conductivity and the fact that higher junction temperatures can be tolerated.
The breakdown voltage can be good controlled by changing the source to drain distance
LSD (see figure 3.1), where extending of LSD leads to increasing Vbr. Bigger LSD causes
an increase of source to drain resistance and shifts Vbr to higher values what negatively
influence maximal output power. The breakdown voltage is also closely related to doping
density of used layer. Too high doping decreases Vbr. In practice scaling rules for power
in HEMT are more complicated than it seems from 3.38. Also Cgs has to be considered
because of impedance matching.
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Layer Structure Characterization
One important part in semiconductor device technology is material and device charac-
terization. In this chapter the basic characterization methods of layer structure as well as
device characterization method will be discussed. Relations between the properties of the
characterized heterostructure and the properties of final devices will be shown. HEMTs
on different layer structures will be compared as well as advantages and disadvantages of
silicon substrates over sapphire substrates will be discussed.
To realize high performance field effect transistors the following material and doping
properties must be achieved. 1. High resistivity buffer layers; 2. controllable n-doping; 3.
abrupt AlGaN/GaN interfaces; 4. modulation doping of AlGaN and 5. low trap densities.
4.1 AFM and RBS Characterization
Semiconductor structures meant for device application have to be characterized and
their suitability for device processing has to be proven. Basic characterization method
for characterization of surface of semiconductor structures is optical microscopy. It pro-
vides first information about the sample interface and its suitability for device processing.
Optical microscopy is a necessary tool backing the whole technological process. Optical
microscopy allows to control the quality of the surface. The growth of AlGaN/GaN het-
erostructure on sapphire substrate results nowadays in a very good quality. Large lattice
constant of silicon (above 17%) results in high dislocation density of 1010cm−2 comparable
to structures on sapphire substrate [78]. Higher thermal expansion coefficients on GaN
compared to Si (difference above 54%) caused the tension and it leads to cracks. High
density of cracks on grown heterostructure affects the device technology. As shown in
figure 4.1 the most part of devices is affected by cracks at our first investigation with
Si substrates. Because of this also the first results obtained onto the AlGaN HEMTs on
silicon substrate were affected with by bad of heterostructure layer. Next improvement of
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a) b)
Figure 4.1: AlGaN/GaN heterostructure on silicon substrate with (a)
and without cracks (b).
the system of accommodation and buffer layer brought improvement in layer quality and
reduced formation of cracks 4.1.
An accurate method to characterize the surface is atomic force microscopy (AFM).
Principles of this method are given elsewhere [49]. It gives information about the surface
topography on nm scale, e.g. surface roughness, dislocations and homogeneity of the
scanned surface. There is a set of parameters which can be evaluated in the meaning of
surface characterization. Two of them are root-mean-square deviation of the surface RMS
and maximum peak to valley Rmax.
Two typical scans (scanned area 5 × 5µm2) of surfaces of heterostructure grown on
sapphire respective silicon substrate done by AFM is shown in figure 4.2. Markedly higher
roughness of the heterostructure grown on silicon over the layers grown on the sapphire
substrate is noticeable. Because of high surface roughness for samples on silicon these were
closely studied by AFM and the obtained data are collected in table 4.1. Heterostructures
with different layer structure later used for device processing are compared In the table
4.1. Detailed information about layout structure is given in the table 7.1. Besides the
optical characterization also the quantitative layer structure characterization is needed.
Information about thickness of given layer structure and about Al composition has a
sense in the point of device application. One of the methods providing these data is
called Rutherford Back-scattering method (RBS). It is a method based on measurement
of the energy of backscattered ions on the surface atoms of the sample.
This method gives quantitative depth profile of the upper 1 to 2µm of the sample.
Basics of this method are given in [50]. Depth resolution of RBS is low as 2-3nm. In-
formation about the composition of heterostructure layers is normally given by supplier.
Compared data given by supplier and measured by RBS are collected in the table 4.2 and
4.3. As one can see the supplier data in some cases does not fully correspond to data ob-
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Figure 4.2: AFM pictures of the surface of sample AIX811 on sapphire
substrate (a) and sample AIX934 on silicon substrate (b)
Sample AIX 1423 AIX 1444 AIX 1449 AIX 1450
RMS [nm] 0.93 1.83 1.40 1.62
Rmax[nm] 14.2 40.5 12.7 13.9
Table 4.1: Collected data obtained from AFM characterization for sam-
ples on silicon substrate.
tained by RBS. This can be determined by in-homogeneity of the sample and by the fact
that RBS data is giving the information about sample composition only from the place
of interaction of incident beam with the sample surface (what represents a very small
area). RBS is not able to see changes of doping density of AlGaN layer, it is able only
to recognize regions with higher or lower Al concentration. Because of that, the values of
thickness written in the table in the row of carrier supply layer in the case of RBS columns
are the sum of barrier layer, carrier supply and spacer layer. For next consideration in
this work we took into account the value given by supplier.
Sample AIX894 AIX895 AIX896 AIX897
suppl. RBS suppl. RBS suppl. RBS suppl. RBS
Cap layer (GaN ) [nm] - - - - - - - -
Barrier layer (AlGaN ) [nm] 6 1 12 2 12 12 12 9
Carrier supply (AlGaN layer [nm] 10 13 10 20 10 10 15 15
Spacer layer (AlGaN )[nm] 5 5 5 5
Al composition (AlGaN ) [%] 15 18 15 20 15 20 15 12
Table 4.2: Collected data of layer structure from supplier and RBS
measurements for samples on sapphire substrates.
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Sample AIX1423 AIX1444 AIX1449 AIX1450
suppl. RBS suppl. RBS suppl. RBS suppl. RBS
Cap layer (GaN ) [nm] 5 7 0 0 0 0 0 0
Barrier layer (AlGaN ) [nm] 6 5 5
Carrier supply (AlGaN layer [nm] 10 16 25 20 15 21 15 22
Spacer layer (AlGaN )[nm] 3 5 5
Al composition (AlGaN )[%] 30 25 30 30 30 30 30 29
Table 4.3: Collected data of layer structure from supplier and RBS
measurements for samples on silicon substrates.
4.2 Hall Effect Measurements
As was mentioned before, the mobility of 2DEG in HEMT structure is crucial for
functionality and performance of fabricated devices. Hall effect measurement is a method
commonly used to semiconductor characterization [45,72]. It provides information about
the majority type concentration and mobility. Channel conductivity of MESFET and
HEMT layer system is commonly checked using this method. The Hall effect measurement
is based on the measurements of an induced voltage of the sample in magnetic field oriented
perpendicular to sample surface. The electrons resp. holes moving in the magnetic field
are under impact of a Lorentz- force [73]:
F = q · (vd ×B) (4.1)
where q is the elementary charge, vd is the velocity and B is the inductance of the magnetic
field. Introducing of current density Jx = qnv−x = −env−x = envx for electrons and
electric field intensity E will give us:
Jx
enH
Bz = −Ey (4.2)
where
RH =
1
enH
(4.3)
the is Hall factor, nH can be replaced by n for electrons resp. p for holes. Now when the
conductivity is known the Hall mobility can be determined by following expressions:
µn =
σn
en
or µp =
σp
ep
(4.4)
Measuring the real sample, according of J. van der Pauw there are following require-
ments that need to be fulfilled: contacts have to be positioned on the sample edges; the
contacts have to be small compared to the sample size; the thickness of the sample has
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Figure 4.3: Principle of Hall measurements.
to be constant; the surface consist of an uninterrupted area.
To characterize layer structure by Hall measurements, sample with area 5 × 5mm2
with Indium contact annealed at 910◦C for 4 minutes have been used [32]. The In dots
were placed at the sample edges. Annealing achieved contact to 2DEG. This was the case
of samples with sapphire substrate.
More complicated was the situation in the case of samples grown on silicon. Because
of cracks in the active layer caused by epitaxial growth the condition of an uninterrupted
surface was not always fulfilled. Because of this we have designed very small Hall struc-
ture, square 300× 300 µm2, integrated in the mask for HEMT fabrication (see appendix
A). The Hall structure consisted then of an isolated mesa island and provided very exact
measurements. This design has the advantage that mobility as well as carrier concentra-
tion are measured on the same sample near the real devices.
To characterize carrier concentration and mobility, Hall measurements are standardly
performed at room temperature and at 77K by a non commercial Hall measurement
system. Measured values of mobility and carrier concentration on samples on sapphire
and silicon substrates are compared in tables below. Measurement collected in table 4.4
and 4.5 were performed on the pieces 5 × 5mm2. Data collected in the table 4.6 are
measured on the mesa structures 300 × 300µm2. Comparing data for undoped sample
(AIX1444) measured on the sample with area 5× 5mm2 and 300× 300µm2 clearly shows
that the data obtained for smaller structures better correspond to properties of the layer
structure near the devices (table 4.5 and 4.6 .
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Figure 4.4: Temperature dependent Hall mobility for undoped AIX1444
(open symbols) and doped AIX1449(closed symbols) sample grown on
silicon substrate.
Figure 4.5: Temperature dependent carrier concentration for undoped
AIX1444 (open symbols) and doped AIX1449 (closed symbols) sample
grown on silicon substrate.
To perform the Hall measurement in the whole temperature range from liquid Helium
to room temperature Low Temperature Hall measurement system was used [23]. The Hall
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mobility and the sheet carrier concentration for undoped (AIX1444) and doped sample
(AIX1449) on silicon(111) substrate grown by MOCVD are measured in the temperature
range of 4 to 300K, shown in figure 4.4 and 4.5. The mobility for both undoped and
doped samples increases from 1100cm2/Vs and 1191cm2/Vs at 300K to values 2960cm2/Vs
and 3060cm2/Vs at 70K, respectively. Below 77K (to 4K) the values remain constant,
what corresponds to expected 2DEG [42], [43]. The highest mobility is comparable with
published result for HEMT structure on silicon substrate [96]. The electron concentration
remain nearly constant, about 7.5× 1012cm−2 and 8.8× 1012cm−2, in the whole range of
measured temperature. Sample described and characterized in this section were without
passivation layer. Influence of the passivation layers will be discussed later.
Sample AIX 894 AIX 895 AIX 896 AIX 897 AIX 811 AIX 823
Substrate Sapphire Sapphire Sapphire Sapphire Sapphire Sapphire
nS (300K) 4.7 · 1012 5.75 · 1012 5.46 · 1012 5.78 · 1012 1.20 · 1013 8.47 · 1012
[cm−2]
nS (77K) 5.66 · 1012 5.97 · 1012 5.46 · 1012 5.85 · 1012 1.18 · 1013 6.60 · 1012
[cm−2]
µ (300K) 1335 1091 1119 1207 1145 899
[cm2V −1s−1]
µ (77K) 5894 3218 3247 5811 3413 2679
[cm2V −1s−1]
Rs (300K) 994 841 1021 895 451 819
[Ω/ square]
Rs (77K) 190 325 352 184 154 351
[Ω/ square]
Table 4.4: Measured Hall parameters at structures on sapphire sub-
strates on sample 5× 5mm2 (average value from four measurements).
Sample AIX 1286 AIX 1423 AIX 1444 AIX 1449 AIX 1450
Substrate Silicon Silicon Silicon Silicon Silicon
nS (300K) 9.72 · 1012 8.58 · 1012 7.72 · 1012 8.86 · 1012 1.26 · 1013
[cm−2]
nS (77K) 7.67 · 1012 9.53 · 1012 8.37 · 1012 9.57 · 1012 1.16 · 1013
[cm−2]
µ (300K) 920 855 1075 1170 994
[cm2V −1s−1]
µ (77K) 3590 2280 3290 3170 2598
[cm2V −1s−1]
Rs (300K) 695 857 769 605 524
[Ω/ square]
Rs (77K) 227 295 227 208 209
[Ω/ square]
Table 4.5: Measured Hall parameters at structures on silicon substrates,
on sample 5× 5mm2 (average values from four measurements).
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Sample AIX 1423 AIX 1444 AIX 1449 AIX 1450
Substrate Silicon Silicon Silicon Silicon
nS (300K) 9.20 · 1012 7.12 · 1012 7.98 · 1012 7.36 · 1012
[cm−2]
µ (300K) 1273 1147 1235 1173
[cm2V −1s−1]
Rs (300K) 533 768 633 723
[Ω/ square]
Table 4.6: Measured Hall parameters at structures on silicon substrates,
on Hall structures (average values from two measurements) (area 300×
300nm2).
4.3 CV Measurements
Capacitance-Voltage measurements of Schottky diode provide quality check of het-
erostructure layer with 2DEG and are commonly used as a characterizations method for
structure with 2DEG [44], [45]. Quantities as concentration of 2DEG, distance of the
2DEG from the surface and mobility of charge carriers can be evaluated.
CV characteristic are measured on a diode with area A. The width of depletion region
under the Schottky contact for homogeny doped sample is defined as follows:
w =
√
2ε0εr
qNd
(Vbi − V ) (4.5)
where Vbi is the build-in-voltage given as a difference φm − φs and V is external voltage
applied on the contact. So width of depletion region depends on the metal contact and
can be modulated by applied voltage. For a heterostructure with 2DEG, however at the
zero external bias the capacitance across the depletion space charge is given as [17]:
C = A · dQ
dV
= A
ε0εr
d
(4.6)
where d is the distance the Schottky contact from the 2DEG. It is assumed that at zero
applied voltage the depletion region slightly touches 2DEG. Ideal CV characteristics of
Schottky diode with 2DEG is displayed in the figure 4.7. When zero external voltage on
the Schottky diode is applied the capacitance is given with equation 4.6. By applying an
negative external bias, space charge under the contact starts to deplete and at higher bias
will penetrate through 2DEG. In the moment when the depletion region will completely
penetrate through the 2DEG the capacitance decreases rapidly (see 4.6). This is caused
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because of very low capacitance of the depleted 2DEG channel C2DEG, which is in series
with the capacitance of the contact. The integral of the charge under the CV curve gives
total sheet charge density of 2DEG. The mobility can be calculated using equation 3.1,
where the conductivity will be replaced by Rsheet, obtained from TLM measurements.
Typical CV characteristic of a Schottky diode with area A is in the figure 4.7. A detailed
investigation of this measurements is shown in following chapters together with device
evaluation.
ohmic Schottky ohmic Schottky
C
C2DEG
2DEG
Figure 4.6: Small-signal equivalent circuit of the structure with ohmic
and Schottky contact without (left) and with (right) applied external
voltage.
ca
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C=  r0 Ad
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0
Figure 4.7: Capacitance-voltage characteristics of Schottky diode with
2DEG .
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Chapter 5
Device Processing
In this Chapter the technological processing steps of HEMT device will be described
starting with the mesa insulation through ohmic contacts, Schottky contacts and pads
metallization, ending with depositing of the passivation layer and an air-bridge technology.
The basic process steps as well as advanced steps will be described and discussed. Different
transistor layouts will be presented beginning with the simplest RoundHEMT layout up
to multi-finger devices. The processed HEMTs in this work are based on AlGaN/GaN
heterostructures with different doping density and Al content grown on sapphire and
silicon substrates. Further described technological steps are common steps used for the
majority of samples.
10 m
S
S
G
D
Figure 5.1: Photograph of the HEMT made by secondary electron mi-
croscopy (SEM). Three ohmic contacts (drain D and source S) and two
finger Schottky contacts (gate G) at the top of the mesa are placed.
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5.1 Sample Preparation
Control of the metal/semiconductor interface is important not only for a good photore-
sist adhesion but also for proper device operation. The surface of the GaN (also AlGaN)
is unique and very different from other common III-V semiconductors. Although solvent
cleaning and wet etching by common acids or bases do not produce atomically clean sur-
face on the GaN, they are effective in removing a significant part of the surface oxides
and other contamination, resulting in relatively intimate metal/semiconductor contacts.
The overlayer on the GaN consists of transparent organic and inorganic contamination
and of oxide layer. The organic parts can be removed by methanol, acetone, propanol,
and using the oxygen plasma. For removing an oxide layer and anorganic parts, NH4OH,
(NH4)2S and NaOH are suggested to use. Commonly used acids as HCl and HF are
also found to be effective, in spite of not complete removing of the surface oxides on
GaN [18]. HCl-based solution is more effective in removing oxides leaving less oxygen
residue, HF is more effective in removing carbon and/or hydrocarbon contamination. In
general both acids are equivalently effective in removing the total contamination. The
effects of various chemical etching solutions such as aqua regia, HCl:H2O and HF:H2O for
GaN surface cleaning have been investigated in [19].
5.2 Mesa Etching
Mesa insulation is an important step in fabrication of HEMT devices. Creation of
islands of active layer on the sample interrupts the conductive 2DEG and provides an
electrical insulation between two neighbor structures. The depth of mesa insulation has
to be done with respect to the position of 2DEG.
Due to strong bond energies in group III-nitrides in comparison to other compound
semiconductors it is difficult to find most suitable etching technique [8]. Wet chemical
etching had been found not to be applicable for GaN device technology because of the
low etch rate and the problem to find an applicable mask [25, 14]. Due to limited wet
chemical etch results, a significant amount of effort has been devoted to development of
dry etch process [6,16]. Developed dry etch techniques reach high etch rates, anisotropic
profiles, smooth sidewalls that are important for MESA structure. Dry etching technique
have become the dominant patterning technique for Nitrides.
The main problem which had to be solved at the beginning was the choice of the right
mask to perform etching. Simple resist mask as well as advanced mask with Ti metal layer
have been tested. Thin Ti layer (100nm) has been tested in effort to achieve well defined
edges and to avoid attacking the resist with the plasma. Tests have shown that using a
thin Ti mask results in in-homogenous etch profile with spikes (caused by micromasking,
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due to sputtered and redeposited Ti) (see figure 5.2a). The spikes were accumulated near
mesas (masked region). The surface between two mesas was smooth without spikes. Good
results were performed with simple resist baked at 120◦C for 20 minutes. The resist was
not affected by plasma and could relatively simply be removed after etching.
In this work different types of etch techniques have been studied. The first tech-
nique used for etching MESA structures was based on RIE ECR (reactive ion etch-
ing with inductively coupled plasma) with Cl2 plasma. Plasma achieved in ECR RIE
systems has 2 to 4 orders higher magnitude compared to RIE, what results in higher
etch rates. A plasma based on Ar/CH4/H2/Cl2 has been investigated in this work.
By changing the ratio between gases we have obtained different results of etch rates
and edge profiles. Satisfactory quality of mesa structures was obtained with gases re-
lation (5sccm) Ar/(5 sccm) CH4/ (15 sccm) H2/ (2 sccm) Cl2. The etch rate was 70-
100nm/min. Obtained sidewalls, edges and roughness of etched surface were suitable
for device fabrication (see figure 5.2b). From a practical reason (because of the next fab-
rication steps) the depth of mesa in this work is optimized to be about 300nm. Islands
regions are defined and patterned by optical lithography.
1 m
500nm 1 ma) b)
c) d) 1 m
Figure 5.2: Mesa structure etched by different etch methods. RIE ECR
by used Ti mask (a), and resist mask (b), IBE with Ar+ ions (c) and
PEC etching (d).
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Second used technique was ion beam etching (IBE), based on Ar+ ion sputtering.
The surface of the sample was bombarded by accelerated Ar+ ions with defined velocity
and incident angle. The velocity (adjusted by accelerating voltage) and incident angle
have been optimized to receive the smooth etched surface and well defined sidewalls. Too
small incident angle leads to very steep sidewalls and too high angle (∼ 90◦) causes re-
deposition of etched material on sidewalls. Good results have been obtained with 30◦
angle. Accelerating voltage was chosen to be 500V. Etch rate is proportional to density
of Ar+ ions what can be adjusted with relevant current. Etch rate has been optimized to
be 30nm/min. Mesa structure formed by this type of etching has well defined sidewalls
and sharp edges. A mesa with smooth surface was reached (see figure 5.2c). No damages
were observed due to Ar+ bombardment.
The third used technique is photochemical etching (PEC). In this case, by assistance
of UV light the GaN in KOH-based solution has been etched. Principle of the method is
described in [15]. The crucial of this method is to create an ohmic contact between the
mask and the GaN surface. Because of this reason, no resist mask could be used. A ca.
100nm thin Ti layer was used as etching mask. This mask was removed after etching. The
etching rate of this process achieved values about 10nm/min. The etched surface showed
high roughness, inhomogeneous depth and rough sidewalls with negative slope. Surface
with such characteristics is not suitable for device application (figure 5.2d).
As a default method for etching of devices in this work we have chosen IBE with Ar+
ions. This method provided well defined mesa structure and also the simplicity of this
method played a role. Electrical measurement of devices did not shown any remarkable
differences in DC- and HF-performance of devices fabricated using ECR RIE respectively
IBE Ar+ method (see following chapters).
5.3 Ohmic Contacts
Ohmic contacts of HEMT device are a crucial quality factor of its performance. High
contact resistivity negatively affects the device properties. Because HEMTs are large-
current and small voltage devices, the saturation voltage and transconductance are very
sensitive to contact resistance. In order to take full advantage of the HEMT potential,
it is essential to obtain extremely low contact resistance. AlGaN/GaN HEMT devices
require an ohmic contact to the 2DEG that is situated approximately 30nm from the
surface. Due to existence of high band gap caused by AlGaN (or GaN) layer on the top
is more difficult to form a good ohmic contacts.
In the literature there are a lot of studies dealing with ohmic contacts layers on GaN
resp. AlGaN [40, 26, 28, 29, 30, 27]. These multi layers have shown the very good contact
properties on both AlGaN and GaN layers. Microstructural analysis has been done by
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Chen [20]. The bottom two layers (Ti/Al) are important in the meaning of creating
the ohmic contact between semiconductor and metal. Upper Au layer creates contact to
outside world and Ni layer makes only separation layer and should avoid Au in penetration
to contact.
Ohmic contacts are placed on the top of mesa island and patterned by optical lithog-
raphy. A negative profile of the developed resist is very important to avoid problems
by lift-off of deposited metal. To create an ohmic contact to AlGaN/GaN structure
Ti/Al/Ni/Au multilayered metal contact were evaporated. Selection of metals and an-
nealing temperature is based on previous study in my diploma work [32]. The ratio Ti/Al
plays an important role in the meaning of creating the contact with low resistance. We
have tested two different ratio of Ti/Al metals. In the first case it was 15nm/200nm and
in the second one 35nm/200nm. The thickness of Ni/Au layer was 40nm/50nm. Lower
specific contact resistances of 7×10−7Ωcm2 have been obtained in the case of ratio Ti/Al
35nm/200nm and also this contact starts to be ohmic at lower annealing temperatures.
Optimization of both metal layer structures is in figure 5.3.
Figure 5.3: Changing of specific contact resistivity with annealing con-
ditions. Comparison of two metal schemes.
As shown in figure 5.3 annealing a is critical step in fabrication of ohmic contact.
Deposited metal starts to react with the surface directly after deposition. For this reason
the time from deposition to annealing of the sample plays a significant role. If the sample
is not annealed promptly after deposition the created contact will degrade.
The annealing temperature has to be optimized to form stable ohmic contact with
smooth surface. The surface roughness is crucial in the next fabrication steps because of
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100 mb)100 ma)
Figure 5.4: Different surfaces roughness after fast (a) and slow (b) ramp
of annealing temperature.
the gate contact alignment. Changing the slope ramp of annealing temperature leads to
different surface roughness of ohmic contacts. Smoother contact surface is observed for
slower ramp (smaller slope) (see fig.5.4).
5.4 Schottky Contacts
Controlled formation of stable Schottky contacts with sufficient high barrier height and
low leakage current are critical factors for realization of AlGaN/GaN based high mobility
transistors.
The gate lengths of HEMTs in this work are in the range from 200nm to 700nm. Gates
with the gate length above 300nm can be easily done with performed lithography. The
gate length under 300nm have to be fabricate using electron beam lithography, which
allows to achieve higher reproducibility and reduces alignment mistake.
By this lithographic method a beam of accelerated electrons (e.g. 10keV) is queued
onto the sample and absorbed in the resist. For this lithographic technique PMMA is
used as resist. The total thickness of the resist must be higher than the thickness of the
deposited metal. To obtain negative profile of the resist after developing, multi layered
structure of the resist have to be used. For HEMT fabrication in this work a three
layer resist structure was used, PMMA 600K, PMMA 200K and PMMA 600K. Detailed
information are provided in appendix of this work. In the case of non-insulating substrates
(silicon substrates) the thin gold layer have to be evaporated at the top of resists layer
to avoid charging the surface and scattering of electron. As a metal layer Ni/Au was
deposited because of its high barrier height and good thermal stability.
In published data by various researchers, a large variation in the barrier height for
standard metals deposited onto GaN can be found. The spreading appears probably as a
result of various factors, like the presence of several transport mechanisms, different defects
present in the material, the effectiveness of surface cleaning prior to metal deposition, local
stoichiometry variations and variations in the surface roughness. To get a large Schottky
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barrier height for rectifying metal contacts, which is imperative for low leakage current
metal with large work functions such as Au, Pt, Ni have been explored [31]. Barrier height
for different metals on the GaN are compared and reported elsewhere [36]. Pt deposited on
n-GaN exhibit nearly ideal Schottky behavior with 1eV resulting barrier height [37]. Nickel
with its large work function gives barrier heights of about 0.66-1eV [38]. Thermal stability
of Schottky contacts is the next very important point for practical device operation. The
thermal limits of most the metals are between 300-600◦C, specially 400◦C for Pt [39],
575◦C Au [40] and 600◦C for Ni [41]. Details are discussed in [32].
5.5 Contact Pads
For connecting of HEMT with outside world contacting pads have to be fabricated.
These pads have to be matched to measurements apparatus. For HEMTs in this work
pads with area 50×50µm2 with spacing 150µm were used. The contact pads are important
part of device because their parasitics can affect device properties. Fabricated pads have
to be stable also at higher temperatures and have to be mechanical resistant. Ti/Au pads
with 50nm of Ti and 300nm Au have been used standardly. If higher demands are needed
electroplating has to be applied.
10 m
Figure 5.5: REM photograph of completed HEMT device.
5.6 Passivation
In effort to avoid current slump and degradation of properties of fabricated devices as
well as to increase performance, the passivation layer has been performed. It was have
been deposited by plasma enhanced chemical vapour deposition PECVD at 150◦C or
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300◦C. SiO2 or Si3N4 layer with thickness about 100nm was deposited. Details about the
influence on the electrical properties will be given in following sections. Precise deposition
process has to be done and deposition rate have to be as small as possible to achieve high
homogeneity of the layer. After deposition the whole sample is covered by the passivation
the contact pads have to be opened for device investigation.
5.7 Air-bridge Interconnection
To increase output current and power higher number of gate fingers is needed and
multi- finger devices are fabricated. In this case contacting of all fingers without using
an air bridge interconnections. This technique was optimized and adapted for HEMTs on
AlGaN/GaN. The detailed fabrication technology is described in appendix. Air-bridges
have to be mechanical stable and have to be able void without loses. Robust and stable
air-bridges have to be made by electroplating, as in the case of pads.
5.8 RoundHEMT Technology
As was mentioned at the beginning of this chapter, making mesa insulation on the
AlGaN/GaN material systems is not simple. The fabrication of linear HEMTs is time
consuming and contains several critical steps. Because of the need of fast electrical char-
acterization of layer structures in this work a simple RoundHEMT technology has been
applied [47]. In this section the fabrication steps of RoundHEMT will be discussed. The
first characterization and optimization of layer structures in this work have been done
using RoundHEMT layout.
The main advantage of the RoundHEMT layout compared to linear HEMT of reduced
fabrication steps, mainly releasing mesa insulation step. The RoundHEMT is a planar
device where all three contact (source, drain, gate) are laying on the same layer see figure
5.6.
Fabrication is very simple and consist of only two lithographic and metallization steps.
Gate contact is formed as a closed ring, in contrast to open fingers by linear layout. The
drain contact is placed inside the gate ring. Source metallization encloses the gate ring
from outside totally. The source contact for all devices at the sample is common, so
no need of mesa is necessary. A further advantage of such ring shaped gate is that
every point of gate is always in two ways connected to gate pad. So the interruption
of the gate metallization does not fatally influence the functionality of the devices. The
interruption of the gate metallization lead to disfunction of devices especially with small
gate lengths [48]. The fabrication of the ohmic and the Schottky contact is the same as
for conventional layout. For gate lengths above 0.7µm the Schottky contact definition
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SOURCE10 m
Figure 5.6: Simple RoundHEMT layout with ohmic contacts (source
and drain) and Schottky contact (gate).
does not have to be done using e-beam technology but simple using optical lithography
(for gates up to 0.5µm).
As was mentioned the RoundHEMT concept is predicted to fast fabrication of transis-
tors. In the case of DC measurements the source,drain and gate can be contacted directly
by probe needles. RoundHEMT is not predicted for RF measurements. But if there is a
need to do such measurements, layout of all contacts have to be adjusted.
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Chapter 6
HEMTs on Sapphire Substrates
In this part of the work, properties of the AlGaN/GaN HEMTs prepared on sapphire
substrates will be presented. After the first HEMTs were realized and characterized,
investigation towards layer structure optimization were performed. Thickness and doping
density of the carrier supply layer, as well as the barrier layer thickness were changed
and the RoundHEMT technology was used first to evaluate the properties of devices.
Further, linear HEMTs were prepared and the device layout (different gate length and
width, different source-to-drain spacing, single- and multi- finger gate, etc) was analyzed.
Finally, DC and RF properties of HEMTs will be presented.
6.1 Material System Optimization
This section deals with investigation of the AlGaN barrier layer thickness and doping
distribution and its influence on the electrical properties of modulation doped HEMTs.
As was mentioned before the electrical characterization of epitaxially grown HEMT layer
structures is commonly performed by Hall measurements. However, the ultimate char-
acterization of a HEMT layer system is the transistor device itself. With help of Round
HEMT technology we will investigate the HEMT layer structures.
The brief description of typical HEMT structure is given at the beginning of this
section. The schematic drawing of the HEMT layer structure is shown in figure 6.1.
Substrate. Different substrates for AlGaN/GaN epitaxy have been introduced in the
first chapter. The sapphire and the silicon substrates are used in this work.
Nucleation layer. This layer is important in the meaning of the growth quality of
following layers. Nucleation layer gives a polarity of following buffer layer [1]. GaN
or AlN are commonly used as nucleation layers. Often a complicated system of stress
accommodation and nucleation layers is used.
Buffer layer. This layer serves as an insulator in the case of non-insulating substrate
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(silicon). It serves also to improve the material quality. It consists of thick GaN layer and
is important in the meaning of electron transport. In the upper part of this layer near to
boundary the 2DEG is localized.
Spacer layer. It is thin undoped AlGaN layer. It serves to space separation of carriers
supplying from carrier supply layer to 2DEG.
Carrier supply layer. It consist of intentionally doped (usually by Si) or undoped (po-
larization based) AlGaN layer. Dopants from this layer supplies the 2DEG with electrons.
As was mentioned before, because the polarization charge contributes to charge in 2DEG
it is not necessary (in the case of Nitrides) for this layer to be doped. So it can consist of
not intentionally doped AlGaN layer.
Barrier layer. Covers the carrier supply layer. This layer is used in effort to increase
the barrier height of Schottky contact placed on this layer.
There is a lot of different layer structure used for AlGaN/GaN HEMTs, the description
given above is only a typical one.
A structure has to be designed in effort to achieve high carrier concentration in the
2DEG channel. Doped structures, investigated in this section, were grown on 2-inch c-
plane sapphire wafers. The structures were deposited on 2.5µm thick GaN buffer layer by
MOVPE. Design of accommodation layer system was left on supplier. Schematic draw of
the layer structure is plotted in figure 6.1. GaN buffer layer follows a 5nm AlGaN spacer,
a Si-doped AlGaN carrier supply layer and an undoped AlGaN cap layer. The barrier
layer and the carrier supply layer thickness were varied as well as latter doping level.
2DEG
Figure 6.1: Schematic drawing of layer structure of investigated samples
on sapphire substrates.
All investigated samples are listed in the table 6.1 below with given layer thicknesses
and the 2DEG channel conductivity evaluated from the Hall data (see table 4.4). Alu-
minum composition of all samples was kept constant at 15%.
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Sample AIX894 AIX895 AIX896 AIX897
Barrier layer (AlGaN ) [nm] 6 12 12 12
Carrier supply layer (AlGaN ) [nm] 10 10 10 15
Spacer layer (AlGaN ) [nm] 5 5 5 5
Doping density [cm−3] 5× 1018 5× 1018 2× 1018 2× 1018
Al composition (AlGaN ) [%] 15 15 15 15
2DEG channel conductivity [mS]× 10−3 1.01 0.99 0.98 1.12
RoundHEMT, LG = 700nm
IDSS [mA/mm] 130 354 210 290
gmax [mS/mm] 79 132 104 119
Schottky diode 50× 50µm2
ideality factor n 2.5 2.5 2.2 1.6
reverse current [A] 1.9× 10−7 9.3× 10−6 3.9× 10−8 9.3× 10−7
Table 6.1: Layer structure composition of investigated samples on sap-
phire substrate (894-897) with calculated 2DEG conductivity and mea-
sured device parameters.
2DEG channel conductivity (obtained from Hall measurements) shows nearly the same
values for all investigated structures. The thickness of carrier supply layer increases from
6 to 12nm (sample 894 to 895) where an increase of the sheet carrier concentration in the
2DEG and the decrease of the mobility is observed. For increasing doping density from
2 to 5× 1018cm−3 (sample 896 to 895) the sheet carrier concentration of 2DEG increases
and mobility decreases. The thickness change of carrier supply layer from 10 to 15nm
leads to an increase of the sheet carrier concentration as well as the carrier mobility.
Results obtained from the Hall measurements suggest that the properties of devices
processed on these structures should be nearly the same. The RoundHEMT technology
has been applied in the next step to characterize the layer structures from the point of
view of the real device. RoundHEMTs were processed from all samples in one processing
run. The mask layout contains also test structures for controlling the technology of ohmic
contacts and Schottky diodes. The measured IV and CV curves of diodes with an area of
50× 50µm2 are displayed in figure 6.2. The ideality factor and saturation current values
are collected in table 6.1. At this point it should be noted that the ideality factor evaluated
from IV curves can be assumed only as relative value served only for comparison structures
to each other. The highest reverse diode current is observed for the sample AIX895 with
the doping density 5× 1018cm−3 and 12nm thick barrier layer. The lowest diode reverse
current is observed for the sample AIX896 with doping density 2×1018cm−3. The ideality
factor of all samples is nearly the same except the sample AIX897 where achieves the value
of 1.6. The shape of CV curves is like expected. Sharp fall to near zero shows presence
of the 2DEG. The drop of the capacity does fully correspond to the knee in the reverse
part of diodes IV curves as well as to the values of the pinch off of transistors.
The DC characteristics were measured by HP4155A semiconductor parameter an-
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alyzer. The sample was connected to HP4155A by probing needles and coaxial cables.
There is always a difference between the first and subsequent measurements of output and
transfer characteristics. In our next observation we took in account always the third one
measurement. Measured samples were also sensitive to light therefore all measurements
presented in this work have been done the in dark. Output and transfer characteristics
of RoundHEMT devices with the gate width of 100µm and the gate length of 0.7µm are
presented in figure 6.3.
a) b)
Figure 6.2: IV characteristics of diodes with area 50× 50µm2 and mea-
sured CV curves (at 1MHz) confirming presence of 2DEG in the inves-
tigated layer structures.
The measurements on devices show significant differences in their output and transfer
characteristics. The maximal drain current varies from 130 to 354mA/mm. The peak
transconductance is changing from 79 to 132mS/mm. The best DC properties, IDSS ∼
354mA/mm and gm ∼ 132mS/mm, are observed for the transistor on layer structure
with the doping density 5 × 1018cm−3 and 12nm barrier layer thickness (AIX895). The
sample with the same layer structure but lower doping density 2 × 1018cm−3 disposes
with about 40% lower drain current and lower transconductance. The sample with 6µm
thin barrier layer and doping density 5 × 1018cm−3 (sample AIX894) shows the poorest
dc behavior. The maximal drain current is about 130mA/mm and the peak extrinsic
transconductance about 79mS/mm. These results confirm the fact that device properties
can not be predicted only by Hall measurements. Hall data do not monitor all types
of carriers, because the high mobility electrons can dominate Hall results [97] where low
mobility reduces transistor performance by creating a parasitic MESFET.
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a) b)
Figure 6.3: Output and transfer characteristics of AlGaN/GaN Round
HEMTs on sapphire substrate (samples AIX894-897).
6.2 Linear HEMT
Optimized layer structure (AIX895) has been used to fabricate linear HEMTs. DC
output characteristics measured up to 10V drain to source voltage for AlGaN HEMT
with sapphire substrate for sample AIX895 are displayed in figure 6.4a. The maximal
drain saturation current for VG=1V achieved value of 0.67A/mm. At the gate voltage
of -3V the transistors were closed. An negative slope of DC line measured at VG=1V is
observed. There are different explanations where this negative output transconductance
comes from. This effect is mainly attributed to current collapse connected with thermal
effect and charging and discharging of traps in the material.
Transfer characteristics of linear HEMT on sapphire are displayed in figure 6.4(b).
The transconductance shows the peak value of 235mS/mm at the gate voltage of -1V.
The threshold voltage is obtained from transfer characteristics to be -1.87V. Shift in the
threshold voltage for different drain bias can be attributed to short channel effects. To
understand the quantitative influence of the geometric parameters on properties of the
linear HEMT, transistors with different source to drain distances (LSD) and different gate
lengths LG have been fabricated. The gate length have been changed in the range from
0.3 to 0.7µm by two different source to drain distances 3 and 5 µm.
Reducing the source to drain distance from 5 to 3µm and having gate length of 0.3
µm (with centered gate) an increase of maximal drain current because of reduced source
resistance (from 1.8 to 1.2Ω) was observed. This brought an increase of the extrinsic
transconductance from 176 to 236 mS/mm what imagine an improvement of fT from 11
to 37GHz.
By scaling the gate length from 0.3 to 0.7µm a decrease of fT and fmax was observed
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a)
b)
Figure 6.4: Output (a) and transfer (b) characteristics of doped Al-
GaN/GaN HEMT on sapphire substrate with 0.3µm gate length and
2×50µm gate width (sample AIX895).
Device LSD LG IDSS gm,max fT fmax fmax/fT
[µm] [µm] [mA/mm] [mS/mm] [GHz] [GHz]
A 3 0.3 603 236 37 64 1.7
B 0.5 597 223 22 55 2.5
C 0.7 586 227 15 44 2.9
D 5 0.3 483 176 11 20 1.8
E 0.5 489 166 10 19 1.9
F 0.7 463 150 4 6 1.6
Table 6.2: DC and RF data of linear HEMTs for different LSD and LG
measured for the sample with doping density 5× 1018cm−3 (AIX895).
as expected. The fT decreases from 37 to 15GHz and from 11 to 4GHz for 3 and5 µm
source to drain spacing, respectively. So the optimal RF layout is with a small source to
drain spacing and narrow gate.
The other parameter which we changed is the gate width (WG). Increasing the WG
the total current flowing through the device increases. For the transistor layout with two
parallel fingers, total gate width is 100, 200 and 300µm. Maximal drain current IDSS
changes from 0.9mA/mm through 0.8mA/mm to 0.7mA/mm. The transconductance
decreases also with increasing gate width. fT decreases with increasing WG starting at
46GHz for 100µm device, 34GHz for 200µm and ending with 28GHz for 300µm device.
The influence of the gate width on the device properties will be discussed in the section
6.5.
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6.3 Breakdown
The breakdown voltage of AlGaN/GaN HEMTs was investigated by Drain Current-
Injection technique (DIC). This technique is commonly used to characterize MODFETs
breakdown voltage [67, 68]. DIC technique offers non-destructive breakdown measure-
ment, so the device can be further characterized. Principle of the method will be briefly
described. The source of the transistor is grounded, while the drain current is forceed
to flow at a present level corresponding to OFF-state breakdown conditions (typically
∼1mA/mm). At the same time the gate-source bias is swept between open and pinch-off
channel conditions. The measured drain-source voltage is used to evaluate the drain-
source breakdown voltage (V BDDS ) and the gate-drain breakdown (V BDGD ) is calculated based
on the gate-source bias and the drain-source voltage as:
V BDGD = V
BD
DS − VGS (6.1)
The result of current-injection measurements of AlGaN/GaN HEMTs with sapphire
substrate is shown in figure 6.5. The drain current was set to 0.1mA (=1mA/mm) while
the gate source bias was swept between -5V and -2V. When VGS approached the pinch-off
voltage (in this case -3V), the drain source voltage sharply increased as expected under
breakdown conditions and reached the value of 24V. Corresponding gate-drain voltage
calculated according 6.1 was 28V. These values were measured for a device with the
source-drain distance LSD = 5µm and the gate length of 0.5µm. Decrease of LSD to 3µm
pushes the breakdown to smaller values. The source-drain breakdown (V BDDS ) appears at
8V and gate-drain breakdown (V BDGD ) at 11V.
Figure 6.5: Breakdown voltage measurement by Drain-Current Injec-
tion Technique. Measured device is AlGaN/GaN HEMT on sapphire
substrate with the source drain spacing of 5µm, 100µm gate width and
0.5µm gate length (sample AIX895).
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The breakdown voltage measurements using described method are only possible when
the device achieves a good pinch-off condition. If the gate leakage is too high and the
transistor does not close the channel properly, the measurements are affected by this gate
leakage. The AlGaN/GaN HEMT after destructive breakdown is shown in figure 6.6
below.
Figure 6.6: AlGaN/GaN HEMT after destructive breakdown.
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6.4 RF Characterization
Next to DC properties of the HEMT, more about its quality is obtained from studying
of high frequency behavior. RF characterization was done by measuring of S-parameters
by HP Network Analyzer 8510C which performs measurement in the frequency range from
500MHz to 110GHz. The analyzer was connected to a personal computer by a standard
HP-IB bus and was controlled by a measurement software. The measurement software,
developed by HP VEE, provides high flexibility by changing of input data. A short circuit
current gain h21 and an unilateral power gain GU have been obtained from measured S-
parameters, as described in section 3. The cutoff frequency fT and the maximal frequency
of oscillation fmax are acquired by plotting these two parameters versus frequency. Both
quantities are plotted in figure 6.7 for device with gate length of 0.3µm on optimized
structure AIX895.
Figure 6.7: High frequency data of the AlGaN/GaN HEMT on sapphire
substrate (sample AIX895) with 0.3µm gate length and 3µm source-to-
drain distance with 35GHz of fT and 70GHz of fmax.
Obtained fT =35GHz and fmax =70GHz show a good high frequency properties com-
parable to data found in literature for HEMTs on sapphire substrate [75]. fmax to fT
ratio is calculated to be 2. Some effects of transistor geometry have been discussed at the
beginning of this section. fT and fmax also depend on the bias point. Therefore usually
the whole work range of VDS and VGS is scanned. The dependence of fT and fmax on
the bias voltages is pictured in figure 6.8. The plot demonstrates the frequency stability
of devices behavior in the whole range of voltages. fT and fmax increase with increasing
drain to source voltage. Increasing of the gate voltage bring also increase of cutoff and
maximal frequency but only to the point where the gate voltage starts to close the tran-
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sistor. The bias point where the maximal values are achieved correspond to the peak of
extrinsic transconductance.
Figure 6.8: Plot of cutoff frequency (gray filled) and maximal frequency
of oscillation (wire frame) versus bias points. Measured on doped Al-
GaN/GaN HEMT with gate length 0.3µm.
6.5 Multi-finger HEMTs
Applying of air bridge technology to AlGaN/GaN material system it was possible to
fabricate devices with multiple fingers and so with larger gate width. Output DC and
transfer characteristics for devices with 2-, 4-, and 6-finger gates are compared in figure
6.9.
Decrease of the maximal drain current is observed with increasing the gate width,
i.e. with higher number of gate fingers. Higher Vknee for higher number of gate fingers
correspond to higher drain to source resistivity. Absolute drain currents flowing through
the individual device increases from 40mA for 2-finger gate to 110mA for 6-finger gate de-
vice. The transconductance decreases with growing number of gates because of increasing
self-heating.
Small signal characterization of processed devices have shown that both fmax and fT
increases with increasing number of fingers. Evaluated fmax and fT for different WG are
pictured in figure 6.10. The changes of fmax and fT lead to improvement of the fmax/fT
ratio from 1.86 for 2-fingers to 2.31 for 6-fingers (see table 6.3).
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a) b)
Figure 6.9: Output (a) and transfer (b) DC characteristics for devices
with 2-, 4-, and 6-fingers gate, source to drain distance 5µm and gate
length 0.5µm, sample AIX895.
WG [µm] fT [GHz] fmax[GHz] fmax/fT
2× 50µm 10.3 19.1 1.86
4× 50µm 12.5 27 2.16
6× 50µm 13 30 2.31
Table 6.3: Measured RF values for 2-, 4-, and 6-finger HEMT device.
Figure 6.10: Small signal characteristics for devices with 2-, 4-, and
6-fingers gates, source to drain distance 5µm and gate length 0.5µm
fabricated on sample AIX895.
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6.6 Summary
Optimization of the AlGaN/GaN layer structure on sapphire using fast and simple
RoundHEMT [71] technology was done in this section. On an optimized layer structure
the HEMT with linear geometry were fabricated and characterized. The influence of
the device geometry on device performance was studied. Obtained results have shown
the suitability of the AlGaN/GaN layer structure on sapphire substrate and developed
device processing steps for HEMT applications. The cutoff frequency of 37GHz and
maximal frequency of oscillation of 64GHz for the device with 0.3µm gate lenght are fully
comparable with data published in literature. The developed fabrication technology is
applied to the AlGaN/GaN HEMTs on silicon substrate, see next section.
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HEMTs on Silicon Substrates
The main part of this thesis deals with AlGaN/GaN HEMTs prepared on silicon
substrates. Such devices can be a cost-attractive alternative to those prepared on sapphire
and SiC. However, growth of GaN on Si is very difficult because of high lattice mismatch,
as mentioned before in Chapter 4. This is probably the reason that at the time as we
started with the preparation of AlGaN/GaN HEMTs only one paper was published on
this topic [63]. Properties of the RoundHEMTs are described at first, similarly as the
devices on sapphire. Prepared linear HEMTs, characterized by conventional DC methods
as well as by evaluation of small signal RF behavior, are subject of the next part of
this chapter. Thermal effects of HEMTs on Si were also evaluated and compared with
HEMTs on sapphire. Further, device performance using intentionally undoped and doped
material structures on Si is presented. Power measurements using recently completed
load-pull system are described in the next section. Finally, results obtained on passivated
devices are presented here.
7.1 RoundHEMT on Silicon Substrate
As in the case of HEMTs on sapphire substrate also in this case the RoundHEMT lay-
out was used to prove the quality of AlGaN/GaN layer system grown on silicon substrate.
AlGaN/GaN heterostructures were grown on 2-inch (111)-oriented p-type silicon sub-
strates by LP-MOVPE. A low-temperature AlN nucleation layer was grown firstly, fol-
lowed by a series of layers (left on supplier)on which GaN buffer was grown. Layers were
grown by AIXTRON AG. On GaN buffer a 6nm undoped AlGaN spacer layer was grown
followed with 20nm Si doped AlGaN carrier supply layer ended with a 6nm thick undoped
AlGaN barrier layer at the top. Al content of AlGaN layers was determined by RBS to
be 23%.
First devices made on silicon substrates did suffer from high leakage current and
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bad quality of layers affected device performance. The measured devices were not able
to pinch-off the channel. Too high leakage current compared to structures on sapphire
substrate (fig. 7.1a) disabled good functionality of devices. Performed CV profiling mea-
surements did confirm that the 2DEG was not fully concentrated in the heterostructure
interface region (7.1b). DC output characteristics of device with 1µm gate length in the
figure 7.2 a) shows unfunctionality of the device on silicon substrate contrary to device
on sapphire substrate.
a) b)
Figure 7.1: IV (a) and CV (b) curves of a diode (50×50µm2) on silicon
substrate compared with diode on sapphire substrate.
a) b)
Figure 7.2: Static DC output for AlGaN/GaN HEMT on silicon sub-
strate (a) and sapphire (b) with source drain spacing 5µm and 1µm gate
length.
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Optimizing grown condition and improvement of the quality of buffer layer (done by
AIXTRON AG) lead to an improvement of the device performance. Output DC charac-
teristics measured up to 20V for the device with 0.3µm gate length and 3µm source-drain
spacing are shown in figure 7.3. Devices dispose of the saturation current of 0.82A/mm at
1V gate voltage. This measured saturation current was the highest one compared to the
saturation current observed on undoped AlGaN/GaN HEMTs at similar condition [77].
Similar device properties have been published for microwave power AlGaN/GaN HEMTs
grown on SiC substrates [48]. As can be see from the output DC characteristics, drain
current starts to decrease slightly above 10V of drain voltage because of self heating effect.
Self heating effect will be discussed later. The extrinsic transconductance is displayed in
figure 7.3b. The peak of transconductance achieved value of 110mS/mm at 5.4V of gate
voltage. This value is fully comparable to the 140-150mS/mm reported before on undoped
AlGaN/GaN/Si HEMTs with gate length of 0.3− 1.5µm [77]. The transconductance was
measured in the whole range of the gate voltage from 1V (fully opened device) to -9V
(fully closed device). Breakdown at the pinch-off conditions was found to be about 40V
for 0.3µm gate length and 3µm source-drain distance device. From the output DC curves
is clear that devices are capable of handling 16W/mm of static heat dissipation.
a) b)
Figure 7.3: Static DC output (a) and transfer (b) characteristics for Al-
GaN/GaN Round HEMT on silicon substrate with source drain spacing
3µm and 0.3µm gate length.
Fabrication of the Round HEMTs on AlGaN/GaN layer structure on silicon substrate
has prowed the suitability of these structures for HEMTs applications. In the following
section optimized linear HEMTs will be presented.
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7.2 Linear HEMT on Silicon Substrate
After the suitability of AlGaN/GaN layers have been checked using Round HEMTs
next optimization of linear HEMT layouts device was done. The mask layout is pictured
in appendix A. The classical HEMT fabrication steps were used. Flow of technological
steps are also briefly described in appendix.
Typical static DC output characteristics for device with 0.3µm and 3µm source drain
distance are pictured in figure 7.4. The devices exhibit a saturation current of 0.91A/mm
at 1V gate voltage.
a) b)
Figure 7.4: (a) Static DC output characteristics for AlGaN/GaN linear
HEMT on silicon substrate compared with characteristics measured for
HEMT on sapphire substrate (doted line). (b) Transfer characteristics
for AlGaN/GaN HEMT on silicon substrate with source drain spacing
3µm and 0.3µm gate length, two fingers.
The transfer characteristics are shown in figure 7.4. The peak of extrinsic transcon-
ductance of 122mS/mm was measured at gate voltage -5V. Comparing this value with
the HEMTs reported on silicon carbide substrate in that time is this value only slowly
lower. The threshold voltage of these devices is close to -9V. This is lower compared to
the devices with similar layer structure grown on sapphire substrate, where the threshold
voltage was about -6V. Lower threshold could be attributed to the worse quality of lay-
ers on silicon substrates Minimized thermal effect due to the use of silicon substrate in
contrast to sapphire substrate is clear from the output DC characteristics 7.4a. The DC
curves for HEMTs on sapphire substrate for Vg=1V decreases markedly comparing to the
DC lines for HEMTs on silicon substrates which decreases only slightly. This improvement
in heat dissipation due to the use of silicon substrate with nearly 5 times higher thermal
conductivity compared to sapphire is evident.
Small signal characterization of the devices was measured and evaluated with the
66
CHAPTER 7. HEMTs on Silicon Substrates
same tools like in the case of the devices on sapphire substrate. The cutoff frequency fT
and maximum frequency of oscillation fmax were evaluated. Measured were devices with
the gate length 0.3µm, 0.5µm and 0.7µm. As it was mentioned in section 6.4, the best
RF performance was achieved for the gate bias close to the transconductance maximum.
The short circuit current gain (h21) and the unilateral power gain (GU) as a function
of frequency for device with 0.5µm gate length are pictured in figure 7.5. At the bias
point VDS=10V and VG=-5V, the fT and fmax of 12.5GHz and 10.4GHz, respectively
were achieved.
Figure 7.5: Small signal RF performance for AlGaN/GaN HEMT on
silicon substrate with source drain spacing 5µm and 0.3µm gate length.
These values are slightly lower than 15.11GHz and 10.86GHz, reported for Al-
GaN/GaN HEMTs with gate length of 0.5µm on silicon substrate [77]. The ratio fmax to
fT is achieved to be 0.83. This is nearly the same value as was published by Chumbes et
al for devices with the similar gate length [77].
Better performances were achieved by improvement of the technological steps and the
quality of grown material [87]. On improved material the linear HEMTs were fabricated
and following parameters were achieved. Increasing of RF performances were observed for
devices with 0.5 and 0.7µm gate lengths [80]. The cutoff frequency of 32GHz and maximal
frequency of oscillation 27GHz for device with 0.5µm and ft of 20GHz and fmax of 22GHz
for 0.7µm device were obtained (figure 7.6). These values were the highest compared to
published data at that time. Comparing these results to the results on the devices with
the similar layer structure but grown on sapphire substrate following observation was
done. Transistor on a sapphire substrates achieved fT about 22GHz and fmax/fT ratio
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Figure 7.6: The cutoff frequency and the maximal frequency of oscilla-
tion measured for AlGaN/GaN HEMTs on silicon substrates. Measured
were devices with gate length 0.5 and 0.7µm with gate width 2×100µm.
of 1.7 and higher. Low ratio in the case of silicon substrates indicates an influence of
parasitic conductance through the silicon substrate under RF condition.
The fmax/fT ratio slightly increases with increased gate length, from 0.85 (LG=0.5µm)
to 1.08 (LG=0.7µm). Obtained RF values were the highest at that time on AlGaN/GaN
HEMTs on silicon substrates [80]. Low fmax/fT ratio indicates an influence of parasitic
conduction through rather low-resistive silicon substrate.
Lowering of the cutoff frequency is attributed to high capacitance of the gate. Extract-
ing the intrinsic parameters using TOPAS the capacitance of the gate and the intrinsic
transconductance were evaluated. Figure 7.7 displays gate to source capacitance and the
intrinsic transconductance. The capacitance obtained for device on silicon substrate is
markedly higher comparing to the curve for device on sapphire substrate. Taking in ac-
count the equation 3.33 this intrinsic capacitance is affecting the cutoff frequency, consid-
ering not big difference of the intrinsic. Higher capacitance of devices on silicon substrate
lowers the cutoff frequency. High resistive silicon substrate would by a possible solution
to avoid conduction through the substrate and improve small signal parameters [64].
Values of fmax-to-fT ratio for devices with different gate lengths are collected in figure
7.8 and compared to data published in [77].
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Figure 7.7: Evaluated intrinsic parameters (gate capacitance and intrin-
sic transconductance) for AlGaN/GaN HEMTs on sapphire and silicon
substrates for devices with gate length 0.3µm with gate width 2×50µm.
Figure 7.8: fmax/fT as function of gate length for AlGaN/GaN/Si
HEMTs (closed symbols-devices fabricated in this work, open symbols
from [77]).
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7.2.1 Thermal Effects
In effort to observe the changes of performances of AlGaN/GaN HEMTs with changing
the temperature, measurements of static DC performance at elevated temperature were
done for AlGaN/GaN HEMTs on sapphire and silicon substrate. Measurements were
performed in the temperature range from room temperature up to 400◦C. Degradation of
the performances was observed with increasing temperature. Drain saturation current as
well as peak extrinsic transconductance start to decrease with increasing the temperature.
Above 340◦C nonreversible changes occurred. The plot of values of the maximal saturation
drain current and of the peak of extrinsic transconductance normalized to their room
temperature values is shown in figure 7.9 [82].
Figure 7.9: Temperature dependence of IDSS and peak of gm,ext normal-
ized to their room temperature values for AlGaN/GaN HEMTs on Si
and sapphire substrates
Self-heating effects were also studied on prepared AlGaN/GaN HEMTs. The channel
temperature of a HEMT was evaluated from temperature dependent output and transfer
characteristics [83]. The plot of the temperature in the channel versus dissipated power
of the AlGaN/GaN HEMT on sapphire and silicon substrate is pictured in figure 7.10.
From the plot, higher temperature in the channel is observed for the device on sapphire
substrate contrary to device on silicon. At 6W/mm of dissipated power the device on
sapphire reached temperature of 320◦C contrary to 95◦C on silicon substrate [82].
Obtained results again confirms the advantage of silicon substrates over sapphire sub-
strates and also confirms its advantage of use for high power and temperature applications.
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Figure 7.10: AlGaN/GaN HEMTs dissipated power-to-channel temper-
ature transfer characteristics for silicon and sapphire substrate.
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7.3 Material System Optimization
In the literature the are a lot of layer schemes used for AlGaN/GaN HEMT fabrication.
More results have been published for HEMTs on undoped layer structures and less on
modulation doped layer structures. In this section different layer structure schemes will
be compared and properties of HEMT devices will be discussed.
An addition of a carrier supply layer can increase the 2DEG carrier concentration and
reduce the effect of surface states and traps on the channel. However the gate leakage will
be increased by thermally assisted tunnelling through the gate Schottky barrier. The Si
doping atoms can induce an additional stress into the AlGaN, that can negatively influ-
ence the material quality [85]. AlGaN/GaN heterostructures were grown by low pressure
MOVPE by AIXTRON AG on 2-inch (111)-oriented n-type Si substrates. The specific
resistivity was 200Ωcm. First the specially designed accommodation layer structure was
grown, followed by a HEMT layer structure. Accommodation layer was followed by GaN
buffer layer, undoped AlGaN spacer, a Si doped AlGaN carrier supply layer and as un-
doped barrier layer. Samples are named as AIX 1423, 1444, 1449 and 1450. Al content
about 28% was determined by RBS in accordance to supplier data (see table 4.2 in the
section 4). We have investigated four layer structures with different doping concentra-
tion. The doping concentration changes starting with intentionally undoped structure,
through doping concentration of 2× and 5 × 1018cm−3, ending with doping concentra-
tion 1 × 1019cm−3. The sample with the highest doping concentration was covered by a
GaN cap layer in effort to reduce gate leakage current [86]. Electrical properties of the
structures were evaluated by Hall measurements and are collected in table 4.5.
Sample AIX1423 AIX1444 AIX1449 AIX1450
Cap layer (GaN ) [nm] 5 0 0 0
Barrier layer (AlGaN ) [nm] 6 5 5
Carrier supply (AlGaN layer) [nm] 10 25 15 15
Spacer layer (AlGaN ) [nm] 3 5 5
Al composition % (AlGaN ) [nm] 30 30 30 30
Doping density [cm−3] 1× 1019 no 2× 1018 5× 1018
Linear HEMT, LG=300µm
IDSS [mA/mm] 0.77 0.47 0.71 0.86
gm,ext [mS/mm] 211 164 179 233
VTH [V ] -3.2 -2.2 -2.6 -2.9
fT [GHz] 22 23 22 30
fmax [GHz] 20.5 17.5 19 22.5
Pout [mW/mm] 1.57 1.41 0.89 0.56
Table 7.1: Table of layer structure composition of investigated samples
on silicon substrate (AIX1423-1450) with measured device parameters.
Hall measurements were performed also on test structures with area 300 × 300µm2
area fabricated simultaneously with transistor devices. Devices were fabricated according
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a) b)
Figure 7.11: I(V) characteristics (a) of the diode with area 50× 50µm2
and C(V) (b) measurements at 1MHz.
to section 5, at first without passivation layer.
Sheet carrier concentration of 2DEG obtained from Hall measurements on samples
with area 5×5mm2 is ranging from 7.72×1012cm−2 to 1.26×1013cm−2 for increasing doping
concentration up to 5×1018cm−3 (see table 4.5). The structure AIX1423, with the highest
doping concentration of 1× 1019cm−3 shows the smallest sheet concentration of all doped
structures. However the AlGaN layer is thinner than for the other structures. This fact
can reduce the effect of polarization induced 2DEG. Looking at the capacitance-voltage
measurements (figure 7.11b) one can see that the carrier supply layer is only partially
depleted for gate voltages around and above zero voltage. This implifies a parasitic
MESFET that affects the Hall measurements [98] and reduces the device performance.
The mobility of 2DEG is changing in the range from 855cm2V−1s−1 to 1170cm2V−1s−1.
After fabrication of the devices, IV characteristics of Schottky diodes with an area of
50 × 50µm2 were measured (figure 7.11a). As can be seen from figure 7.11a, the reverse
current increases with increased doping concentration. The highest leakage current above
100µA is observed for the sample AIX1450 with the doping concentration of 5×1018cm−3.
In the case of the sample AIX1423, with the highest doping density (1 × 1019cm−3) the
leakage current is an order of magnitude smaller compared to the sample AIX1450, despite
higher doping level, due to the GaN cap layer. The lowest leakage current above 100nA
is observed for the undoped sample.
The output and transfer DC characteristics were measured for devices with 0.3µm gate
length and 2× 100µm gate width. The comparison of measured data on four investigated
structures is shown in figure 7.12a. The lowest maximal drain saturation current and
peak extrinsic transconductance are observed in the undoped device. Sample with doping
density of 5× 1018cm−3 exhibit the highest maximal drain saturation current 0.47A/mm
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and peak of extrinsic transconductance 161A/mm. With the best DC performances, the
maximal drain saturation current 0.86A/mm and peak of extrinsic transconductance 233
A/mm dispose sample with 5×1018cm−3. doping density (AIX1450). The threshold volt-
age, obtained from the transfer characteristics (see figure 7.12) decreases to more negative
values with increasing the sheet carrier concentration. In contrast, IDSS transconductance
(at zero gate voltage) depends on the sheet resistance.
a) b)
Figure 7.12: Static DC output (a) and transfer (b) characteristics for
AlGaN/GaN HEMTs on silicon substrates with source drain spacing
3µm and 0.3µm gate length, two finger device (2× 100µm).
RF performance of devices with different gate lengths were determined from measured
S-parameters. The plot of the cutoff frequency as a function of gate length is carried out
in figure 7.13. The best RF performance, the highest fT=35GHz and fmax=37GHz are
shown by devices on the sample AIX1449 with doping level 5× 1018cm−3.
Lower parameters were obtained for the undoped devices fT=30GHz and
fmax=33GHz. The devices on the sample with the highest doping concentration
(1 × 1019cm−3, sample AIX1423) shows the poorest RF performance. This behavior
can be explained by the parasitic MESFET with reduced electron mobility. Study of
possible traps affecting this properties were published elsewhere [99]. Because of the non-
insulating silicon substrate there are capacities of the pads to substrates which affect the
RF properties. Values of fT in figure 7.13 are the values after de-embedding of pads
parasitics (see appendix D).
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Figure 7.13: Cutoff frequency of AlGaN/GaN HEMTs on silicon sub-
strate as a function of gate length. The plotted values are after de-
embedding of pads parasitics.
7.4 Load-pull Power Measurements
Power measurements were performed using an on-wafer load pull measurement system
from FOCUS MICROWAVE. The schematic setup is shown in figure 7.14. Load-pull is
an impedance related measurement. It means that the mean independent parameter is
source or load impedance. Measurement set-up consists of an automatic controlled tuner
system with electromechanical tuners at input and output. The input power is delivered
by a sweep generator, amplified, feed via insulator, input coupler, coaxial-switch and bias-
tee, input and pre match tuner up to the probe tips at the device. Input and reflected
power are measured at the input coupler. At the output of the device there are manual
pre-match tuner, automatic output tuner, bias-tee, coaxial switch and the output power
meter. Each impedance position of the output tuners has to be calibrated for each single
operation frequency. Under large signal condition the device is working under non-linear
regime.
Basic terms of load pull measurements will be discussed in the following text. The
main parameter extracted from power measurements is power added efficiency P.A.E.
given as
P.A.E. =
Pout − Pin
PDC
(7.1)
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Figure 7.14: Schematic draw of Load-pull power measurement system.
where Pin is the input power, Pout is the output power, and PDC is the power of the dc
supply at the gate and the drain. To measure the output power and P.A.E. the input has
to be matched and the losses at the input have to be calculated so that the power delivered
to the input can be determined. The loading impedance becomes also important in the
meaning of the matching at the output. The load impedance is measured using load-
pull technique. Using automatic tuners under computer control the contours of constant
output power can be plotted on a Smith chart and optimum point is found with accuracy
and a high level of confidence. Gain, is the ratio (at given frequency) of the power leaving
the device under test to the power injected.
Power measurements were performed at the frequency 2GHz. To achieve the highest
output power the input of the devices have to be matched by tuners to device impedance.
Necessary was to set bias point in which the measurements were done. The gate voltage
and the drain voltage have to be voted to achieve the maximal power.
The maximal drain voltage should not be higher than the half of the breakdown voltage
as it was described in the section 3. The output power, gain and P.A.E. versus input power
for varying drain voltage are plotted in figure 7.15. The drain voltage is swept in the range
from 6 to 30 volts. The gate voltage has been found to have the optimum about -2V, it
corresponds to the point of the peak of transconductance. Output power increases with
increasing drain voltage. Higher increase of drain voltage was not possible because of
the breakdown limitation of the device. On the other side P.A.E. decreases with higher
voltage. At the input power of 15dBm P.A.E. starts to saturate and decreases abruptly.
Behavior of the output power performances with the device geometry is clear from
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Figure 7.15: Output power, gain and power added efficiency versus input
power as a function of drain bias. Measured on device with Lg = 0.3µm,
Wg = 200µm and LSD = 3µm on the sample AIX1423 with doping
density 1× 1019cm−3
picture 7.16, where the output power for devices with different gate lengths is plotted.
Varying the gate length to higher values the output power increases.
The influence of different doping densities and layer structures onto the power perfor-
mance were studied on four structures AIX1423-AIX1450. Layer structure is initiated in
table 7.1 of this chapter.
Figure 7.16: Output power in watt per millimeter versus drain voltage
for devices with different gate width and gate length. Measured on
doped sample AIX1450.
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The output power density as a function of drain voltage was measured on devices with
gate width 2× 100µm and gate length 0.5µm see figure 7.17. Drain voltages varied in the
range from 6 to 30 volts. The gate voltage was set to the bias point with the highest power,
in this case to -2V. For all four samples the output power density increases with increasing
drain voltage. It starts to saturate at certain values. For the sample with the highest
doping level it start to saturate at 16V. The sample with carrier concentration 2 and
5×1018cm−3 the drain voltage was not increased above 16V because of breakdown danger.
Comparing all four samples shows clearly that output power increases with increasing
doping density of carrier supply layer in the HEMT structures. The undoped sample
shows the poorest power properties (the maximal output power density of 0.56W/mm)
while the maximal power performance was obtained on the sample with the highest doping
level with achieved output power density above 1.57W/mm. Impact of the passivation
layer onto these four different layer structure will be studied in following section 7.5. This
result does not correspond with small signal performance measured at high frequencies
for this samples. In the large signal operation (at 2GHz) probably the effect of the traps,
DC and RF dispersion is suppressed due to high doping density [98].
Figure 7.17: Output power in W/mm versus drain voltage for devices
with different HEMT layer structure, samples AIX1423-1450.
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7.5 Passivation
In this section the effect of passivation to DC and RF performance of devices and to
properties of HEMT structure will be studied. Influence of the silicon nitride (Si3N4) and
also silicon silicon oxide (SiO2) layer will be discussed.
AlGaN/GaN HEMT devices suffer under large signal conditions from degradation of
RF performance. Surface passivation of these devices with silicon nitride have been found
to reduce current slump and microwave power degradation for intentionally doped and
undoped AlGaN/GaN HEMTs [88]. Application of wide spectrum of insulator layer, like
SiO, SiO2, Si3N4, AlN, MgO have been currently studied [89,93,90,92,94,95]. Published
data show controversial results. Gate leakage is reported to increase [89] and also to
decrease [92] after applying of Si3N4 passivation. Much lower gate current is found for
SiO, and slightly lower for SiO2, than for Si3N4. Cutoff frequencies were reported to
increase [90] as well as decrease [88, 92] after passivation with Si3N4.
The performance comparison of devices based on doped and undoped structure before
and after passivation will be shown. Investigated sample were subjected to a set of
measurements before passivation. Measured were the room temperature Hall effect, DC
characteristics, small signal and large signal RF characteristics. Firstly the effect of 100nm
thin Si3N4 and SiO2 passivation layers to Hall data of AlGaN/GaN HEMTs was studied
on 300×300µm2 hall structures. Measured data before and after passivation are collected
in the table 7.2.
Sample AIX 1444A AIX 1444B AIX 1449 AIX 1450 AIX 1423
Doping density [cm−3] nid nid 2× 1018 5× 1018 1× 1019
ns × 1012 [cm−2]
unpassivated 7.12 6.44 7.98 7.36 9.20
passivated 9.13 6.87∗ 9.81 9.57 9.86
µn[cm2V −1s−1]
unpassivated 1150 1330 1235 1173 1270
passivated 1080 1330∗ 1210 1093 1220
Table 7.2: Collected data obtained from Hall measurements for samples
on silicon substrate at room temperature. Sample marked with ∗ are
passivated with SiO2 all other sample are passivated with Si3N4.
Not intentionally doped sample without passivation yielded sheet carrier concentration
of ns = 0.71 × 1013cm−2. Normally slightly higher sheet carrier concentration (of about
1×1013cm−2) caused by the polarization charge is expected [11]. Obtained result indicates
that significant part of the carriers is trapped by traps at surface/buffer. On the doped
samples, the trapped carriers are replaced by the donor atoms [98]. The measured sheet
carrier concentration for this samples is in the range from 0.74 × 1013cm−2 to 0.92 ×
1013cm−2.
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After applying the passivation layers, an increase of sheet carrier concentration ns and
the same or slightly lower mobility µn were observed for both type of passivation. From
the results collected in the table 7.2 following conclusions can be done. The passivation
is more effective for the undoped sample than for doped samples. Comparing Si3N4 and
SiO2 passivation, the Si3N4 passivation gives higher increase of sheet carrier concentration.
This lower impact of the SiO2 passivation can be explained by high density of SiO2 in-
terface states, as reported in [94]. Typical output and transfer characteristics of undoped
and doped AlGaN/GaN HEMTs with 0.3µm gate length before and after passivation are
in figure 7.18. The influence of Si3N4 on the undoped sample AIX1444 documents figure
7.18a. The maximum drain saturation current of the undoped device without passivation
is IDSS = 0.45A/mm and increases to 0.68A/mm after Si3N4 passivation. After SiO2
passivation it increases to the value 0.54A/mm. The peak of output transconductance
(figure 7.18) increases from 170mS/mm for unpassivated to 215mS/mm for Si3N4 passi-
vated device and to 196mS/mm for SiO2 passivation. As can be see from figures of output
transconductance, the peak gm shifts to higher values of drain voltage after SiO2 passiva-
tion and to lower VDS for Si3N4 passivation layer. The threshold voltage -2.10 V changes
only slightly for sample passivated with SiO2 passivation. In the case of Si3N4 passivation
shifts the threshold voltage from -2.10 to -2.36V in agreement to the increase of 2DEG
concentration. Looking at the output characteristics of doped device the observed value of
maximum drain saturation current is 0.76A/mm without passivation and increases to the
value 0.80A/mm after passivation with Si3N4 layer, see figure 7.18. The transconductance
peak increases from 210mS/mm to 225mS/mm. The shift in threshold voltage appear,
from -3.18 to -3.37V. From these results is clear that the Si3N4 passivation has higher
impact on the DC performance compared to SiO2 passivation. This is also in agreement
with sheet carrier concentration obtained for Hall measurements. And also higher impact
of Si3N4 passivation to undoped sample is observed compared to doped one. The influence
of passivation layers to gate leakage current was studied on diodes before and after passi-
vation. The leakage current was measured as well as on the diodes with an area 50×50µm2
and on the gates of transistors. Almost no changes were observed in measured IV curves
before and after passivation, in contrast to reported results where more than one order of
magnitude higher gate leakage currents after SiO2 and Si3N4 were reported [89]. On the
other hand, slightly lower leakage currents after Si3N4 passivation were reported in [92].
To observe changes at higher frequency the small signal characterization of the devices
was performed. An extrinsic current-gain cutoff frequency and a maximum frequency of
oscillation were measured before and after passivation. The current gain cutoff frequency
versus drain bias for undoped sample is plotted in figure 7.19. A notable decrease of fT
values is found after SiO2 passivation. The peak of fT decreased from 18.6GHz to the
half (9GHz) (at gate voltage -1.5V).
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a) b)
c) d)
e) f)
Figure 7.18: DC output (a, c, e) and transfer (b, d, f) characteris-
tics of AlGaN/GaN HEMTs on silicon substrates before (full line) and
after passivation (doted line) as follows: (a),(b) undoped, unpassivated
and passivated with SiO2; (c),(d) undoped, unpassivated and passivated
with Si3N4; (e),(f) doped (1 × 1019cm−3), unpassivated and passivated
with Si3N4 [91].
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Controversial results were observed for Si3N4 passivation, where an improvement of
current gain cutoff frequency in the whole range of applied gate biases. The peak fT value
increased from 18.4GHz to 28.8GHz. The peak of fT shifted from -1.5V to -2V. Influence
of Si3N4 passivation on the fT of doped sample presents figure 7.20. The peak fT increases
from 26.8GHz at VG=-2V to 31GHz at VG=-2.5V. At this point should be noted that fmax
follows the changes of fT after passivation. Ratio fmax to fT was not affected with the
passivation. In literature controversial results were found connected with the influence of
Si3N4 passivation to small signal properties. A decrease [88,92] as well as an increase [90]
of fT and fmax after passivation were found. No data about the influence of SiO2 to fT
and fmax was found.
Figure 7.19: Cutoff frequency versus gate voltage for unpassivated sam-
ple compared to samples passivated with Si3N4 and SiO2 passivation.
Measured for undoped sample (AIX 1444).
Large signal characterization was performed also at the devices with and without
passivation, as well as on undoped and doped structures. The devices were biased to a
point which gives maximal output power. Measurements were performed at 2GHz. Drain
voltage was swept from 12 to 30V. Measurements were performed on devices with 0.5µm
gate length and 200µm width.
Comparison of the influence of SiO2 passivation and Si3N4 passivation to unpassivated
sample is brought in figure 7.21 for undoped sample. Applying of SiO2 passivation the
output power density increase compared to values for unpassivated sample. Improving
of output power was observed after Si3N4 passivation. Effect of the Si3N4 passivation
layer to undoped sample compared to influence onto the doped sample present figure
7.22. Remarkably higher increase of output power is observed for undoped device after
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passivation comparing to doped device. The output power for undoped device is more
than doubled after passivation.
Figure 7.20: Cutoff frequency versus gate voltage for unpassivated sam-
ple compared to samples passivated with Si3N4 passivation. Measured
for doped sample (AIX 1423).
Figure 7.21: Output power versus drain voltage for unpassivated sam-
ple compared to samples passivated with Si3N4 and SiO2 passivation.
Measured for undoped sample (AIX 1444).
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Figure 7.22: Output power versus drain voltage for doped (sample AIX
1423) and undoped AlGaN/GaN HEMTs on silicon substrate with (close
symbol) and without (open symbol) Si3N4 passivation layer.
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7.6 Summary
Results obtained in this work at the characterization of AlGaN/GaN HEMTs on Si
substrates show that:
• the RoundHEMT technology can be used for simple and fast characterization of the
material structure [65],
• the devices with s saturation current of 0.91A/mm and peak extrinsic transconduc-
tance of 122mS/mm can be prepared [66],
• the AlGaN/GaN/Si HEMTs exhibit cutoff frequencies which are the highest reported
so far using Si substrate and fully comparable to those on sapphire and SiC (figure 7.23
[80,101],
Figure 7.23: Cutoff frequency versus gate length for AlGaN/GaN
HEMT on sapphire, silicon and silicon carbide.
• the devices are capable of handling ∼ 16W/mm static heat dissipation [66, 102],
show much lower channel temperature than devices on sapphire [82] and thus the device
performance is less degraded at higher temperatures [81,102],
• the devices prepared on doped structures exhibit better power performance than
those on intentionally undoped material structures [103,91],
• passivation of the devices on undoped structures can give much different results- a
degradation of the performance is observed using SiO2 and enhancement of DC as well as
RF properties is observed for Si3N4 passivation [104,91],
• higher output power is observed for passivated devices using doped structures than
intentionally undoped structures [91], and
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Figure 7.24: Output power and P.A.E. versus input power for doped Al-
GaN/GaN HEMT on silicon substrate (sample AIX1423) with achieved
output power density of 2.24W/mm.
• peak output power density of 2.24W/mm at 2 GHz was achieved on devices using
doped material structure (see 7.24) [91].
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Conclusion
The task of this work was to fabricate and characterize AlGaN/GaN HEMTs on sap-
phire and silicon substrates. For this reason the HEMT fabrication technology had to be
developed and optimized on AlGaN/GaN heterostructures grown on sapphire and silicon
substrates. Concerning device performance some new measurement techniques had to
be used, i.e. temperature dependent DC characterization, pulsed I-V characteristics and
load-pull RF power measurement.
In the case of device preparation conventional HEMT processing steps for ohmic and
Schottky contacts were used. However the technology of ohmic contacts has been op-
timized to form stable low resistive contacts with smooth surface. Ohmic contacts of
HEMTs in this work consisted of multilayered Ti/Al/Ni/Au contacts annealed at 900◦C for
30 seconds in nitrogen ambience. Specific contact resistivities down to 7× 10−7Ωcm2 has
been achieved, which is comparable to the last published values. The Schottky contacts
consisted of Ni/Au metal layers. Simple RoundHEMT technology has been introduced for
quick material characterization. The main difficulty at the device processing was to find
a suitable etching technique because of strong bond energies in group III-nitrides. Three
techniques were studied this work. RIE ECR etching did provide the etch rate about
70-100nm/min with good edge, sidewalls profile and low roughness of etched surface. Ion
beam etching technique based on Ar+ ion sputtering gave very good defined mesa struc-
tures with smooth surfaces and well defined sidewalls and sharp edges with an etching
rate of 30nm/min. This method provided a well controlled process and has been chosen
as default etch method in the device fabrication in this work. The third studied technique
was photochemical etching assisted by UV light. Observed poor edge definition, rough
sidewalls with negative slope, inhomogeneous depth and high surface roughness confirm
that this method is not suitable to be used for mesa structure fabrication.
The optimization of AlGaN/GaN heterostructure on sapphire substrate has been done
using RoundHEMT technology. Effects of the AlGaN barrier layer thickness and doping
density of AlGaN carrier supply layer and its influence on the electrical properties of
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HEMTs were studied. The doping density was changed from 2 to 5×1018cm−3 and the
the thickness of barrier layer was 6 and 12nm. The samples were firstly characterized
by Hall effect measurements and nearly the same channel conductivity was evaluated for
all samples. Measurements of RoundHEMT devices on this structures showed significant
differences in electrical properties. The doping density of 5×1018cm−3 and 12nm thick
barrier layer gave the best DC performance, i.e. IDSS=354mA/mm and gm=132mS/mm.
This study showed that Hall effect measurement data cannot predict the properties of
devices, because they do not monitor all types of carrier acting in a HEMT. On an
optimized layer structure the influence of the transistor layout to its electrical properties
has been studied by changing the source to drain distance and by varying the gate width.
Reducing the source to drain distance from 5µm to 3µm and the gate length from 700nm to
300nm shows improvement of the device performance because of reduced source resistivity
and smaller gate resistivity. The maximal frequency of oscillation of 64GHz and cutoff
frequency of 37GHz have been measured. The influence of the different gate widths
onto the device performance was studied with multi-finger HEMTs. Maximal saturation
current density and peak transconductance decreased with increased gate width. An
improvement of the ratio of fmax to fT was observed for larger numbers of fingers.
The HEMTs on AlGaN/GaN heterostructure on sapphire substrate have shown desir-
able performances but due to poor thermal conductivity of sapphire substrate they are not
suitable for high temperature and high power application. The suitability of AlGaN/GaN
HEMTs on silicon substrates have been proved by RoundHEMT device. After the first
difficulties connected with not suitable structure quality and crack structure have been
overcame the RoundHEMT with very promised DC performances had been fabricated on
the doped AlGaN/GaN heterostructure. The devices with source to drain spacing of 3µm
and the gate length of 0.3µm have shown maximal saturation current of 0.82A/mm which
was the highest value compared to values published in that time for similar AlGaN/GaN
HEMTs. The transconductance reached the value of 110mS/mm and devices were capable
of handling 16W/mm of static heat dissipation. Optimizing the fabrication technology
and using better quality of layer structure linear HEMTs with excellent RF performance
were fabricated. Devices with 0.5 (respectively 0.7)µm gate length yielded cutoff fre-
quency of 32(20)GHz and maximal frequency of oscillation 27(22)GHz. The obtained
fmax to fT ratio was 0.85 and 1.08 for devices with 0.5 and 0.7µm gate respectively. Non-
insulating substrates also lower the cutoff frequency. This small value indicates a parasitic
conduction due to non-insulating silicon substrate. Evaluation of small signal parameters
have shown higher gate capacitance of the HEMTs on silicon substrate in comparison to
HEMTs on sapphire substrate. AlGaN/GaN HEMTs are devices suitable for high tem-
perature electronics. The measurements at elevated temperatures of both AlGaN/GaN
HEMTs on sapphire and silicon substrate have shown that degradation of DC performance
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(maximal saturation current and transconductance) with elevated temperature is less pro-
nounced for AlGaN/GaN HEMTs on silicon substrate. Evaluated channel temperature
for AlGaN/GaN HEMTs on sapphire substrate compared to HEMTs on silicon substrate
has shown that (at 6W/mm dissipated power) the temperature in channel of the HEMT
on sapphire substrate is 320◦C in comparison to 95◦C for HEMT on silicon substrate.
This fact again confirms the advantage of silicon substrate over sapphire one and confirm
advantages of AlGaN/GaN HEMTs on silicon substrates of use for high power and high
temperature applications.
The effect of doping concentration in the carrier supply layer of AlGaN/GaN HEMTs
on silicon substrate on DC and RF performance was studied at four samples with varying
doping density from undoped sample to doping concentration of 1×1019cm−3. The sample
with the highest doping concentration was covered with GaN cap layer in effort to increase
gate leakage current. With increasing doping density of the channel, the DC performance
increased. Poor small signal performance has been observed for sample with doping
density 1×1019cm−3 compared to other three samples. Too high doping could affect
material quality and reduce the performance. RF performance increased with increased
level of doping with output power of 0.56W/mm for undoped structures to 1.57W/mm
for highly doped structures. Output power increased with higher drain to source voltage
for all structures.
An improvement of the performance of HEMT devices is obtained with use of appro-
priate passivation. By application of SiO2 and Si3N4 passivation to undoped and doped
AlGaN/GaN HEMTs following results were observed. Hall effect measurements have
shown an increase of the 2DEG concentration after applying both types of passivation.
Most pronounced was the influence of the Si3N4 passivation to undoped sample comparing
to other samples. However, an improvement of DC and RF performance was observed in
the case of Si3N4 passivation for all four samples. Nearly two times higher output power
density was observed for undoped AlGaN/GaN HEMT after applying Si3N4 passivation.
Contrary to this observation SiO2 passivation layer brought only an improvement of the
DC properties, whereas RF performance decreased after passivation. The influence of
passivation layers on AlGaN/GaN is still not fully understood and further work requires
deeper investigations.
Finally, preparation and characterization of AlGaN/GaN HEMTs on silicon substrate
have shown that this device can be a good candidate for mass production of devices for
high-frequency, high-power and high-temperature applications. However, further studies
related to the material structure improvements and to better understanding of DC/RF
dispersion (traps, strain effect, etc.) should be performed.
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Zusammenfassung
Ziel dieser Arbeit war die Herstellung und Charakterisierung von AlGaN/GaN HEMTs
auf Saphir- und Silizium-Substraten. Dazu wurde der Fabrikationsprozess von HEMTs
entwickelt und optimiert für AlGaN/GaN Heterostrukturen auf Saphir- und Silizium-
Substraten. Zur Bauelementcharakterisierung sind neue Messtechniken benutzt worden,
wie z.B. temperaturabhängige DC-Charakterisierung, gepulste I-V Charakterisierung und
Load-pull RF-Leistungsmessungen.
Für die Herstellung der Ohmschen und der Schottky Kontakte wurden Standard-
HEMT-Prozessschritte benutzt. Die Technologie der Ohmschen Kontakte ist so weit
optimiert worden, dass sich Kontakte mit niedrigem Kontaktwiderstand und einer glatten
Oberfläche herstellen lassen. Die Ohmschen Kontakte der HEMTs bestehen in dieser Ar-
beit aus einem Metall-Schichtsystem Ti/Al/Ni/Au, das während 30 Sekunden bei 900◦C
in einer Stickstoff-Atmosphäre einlegiert wurde. Der in dieser Arbeit erreichte Wert für
den Kontaktwiderstand (7 × 10−7Ωcm2) ist vergleichbar mit anderweitig veröffentlichten
Werten. Die Metallisierung für Schottky Kontakte bestand aus einer Ni/Au Metallschicht.
Ein einfaches RundHEMT Layout, das vorgestellt wurde, diente für eine schnelle Materi-
alcharakterisierung. Aufgrund der starken Bindungsenergien, die in Gruppe-III-Nitriden
auftreten, war es schwierig, eine geeignete Ätzmethode zu finden. Es sind drei verschiedene
Ätztechniken in dieser Arbeit verglichen worden. RIE ECR-Ätzung brachte eine Ätzrate
von 70-100nm/min und ergab gut strukturierte Kanten und glatte Oberflächen. Die IBE-
Technik basierend auf Sputtern mit Ar+ Ionen ergab sehr genau definierte Strukturen
mit steilen Kanten bei einer Ätzrate von 30nm/min. Die dritte angewandte Technik war
mit UV-Licht unterstützte photochemische Ätzung. Da man hiermit jedoch nur unscharfe
Kanten, raue Oberflächen, inhomogene Ätzung in der Tiefe und an den Flanken erhält,
ist diese Methode nicht für dieses Materialsystem geeignet.
Die AlGaN/GaN-Heterostrukturen auf Substraten aus Saphir wurden mittels Rund-
HEMT-Technologie optimiert. Der Einfluss der Dicke einer AlGaN Barriereschicht und
91
CHAPTER 9. Zusammenfassung
der Einfluss einer Dotierung der AlGaN Carrier-Supply Schicht auf die elektrischen Eigen-
schaften den HEMTs wurden untersucht. Die Dotierung wurde von 2 auf 5×1018cm−3
geändert und die Dicke der dotierten Schicht wurde zwischen 6nm auf 12nm variiert.
Die Proben wurden erst mittels Hallmessungen charakterisiert, wobei eine ähnliche Leit-
fähigkeit des 2DEG Kanals für alle vier Proben bestimmt wurde. Die Charakter-
isierung mittels RundHEMTs zeigte aber ein unterschiedliches Verhalten. Die besten
DC Werte für den maximalen Drainstrom IDSS=354mA/mm und die maximale Steilheit
gm=132mS/mm wurden bei der Probe mit der Dotierung 5×1018cm−3 und einer Schicht-
dicke von 12nm gemessen. Diese Studie zeigte, daßHalleffektdaten nicht ausreichen, um
die Eigenschaften des Bauelements vorherzusagen, weil bei den Hallmessungen nicht nur
die Ladungsträger im 2DEG am Transport beteiligt sind. Die optimierte Schichtstruk-
tur wurde für weitere Untersuchungen bezüglich des Einflusses des Transistor-Layouts
auf elektrische Eigenschaften verwendet. Hierfür wurden der Source-Drain-Abstand und
die Gatelänge verändert. Verkleinerung des Source-Drain-Abstandes von 5µm auf 3µm
und Reduzierung der Gatelänge von 700nm auf 300nm zeigte eine Verbesserung der
Eigenschaften der Bauelemente aufgrund eines geringeren Sourcewiderstandes und eines
kleineren Gatewiderstandes. Es wurde eine maximale Schwingfrequenz von 64GHz und
eine Transitfrequenz von 37GHz beobachtet. Mittels der Airbridge-Technologie wurden
dann Multi-Finger-HEMTs hergestellt, um den Einfluss der Gateweite auf die elektrischen
Eigenschaften der Bauelemente zu untersuchen. Es wurde dabei eine Verbesserung des
Verhältnisses von fmax/fT festgestellt.
HEMTs auf AlGaN/GaN Heterostrukturen, die auf Saphir-Substraten gewachsen
wurden, zeigten durchaus erwünschte Eigenschaften, aber aufgrund der schlechten
Wärmeleitfähigkeit der Saphir-Substrate, ist dieses Substratmaterial für Hochtemperatur-
und Hochleistungsanwendungen weniger geeignet als Silizium. Die Eignung der Al-
GaN/GaN HEMTs auf Silizium-Substraten wurde mittels des RundHEMTs Bauele-
ments verifizert. Nachdem anfängliche Schwierigkeiten wie eine mangelhafte Qualität
der Epitaxie-Schichten und eine hohe Crack-Dichte überwunden waren, konnten Rund-
HEMTs mit vielversprechenden Gleichstromeigenschaften auf einer dotierten AlGaN/GaN
Heterostruktur hergestellt werden. Ein Bauelement mit einem Source-Drain-Abstand
von 3µm und einer Gatelänge von 0.3µm zeigte einen maximalen Sättigungsstrom von
0.82A/mm, was bis zu diesem Zeitpunkt den höchsten Wert im Vergleich zu veröf-
fentlichten Daten darstellte. Es wurde eine Steilheit von 110mS/mm erzielt und die
Bauelemente zeigten eine statische Verlustleistung von 16W/mm. Die Optimierung des
Technologieprozesses und Verbesserung der Qualität des Schichtsystems ermöglichte die
Herstellung von linearen HEMTs mit hervorragenden HF-Eigenschaften. Die Bauelemente
mit einer Gatelänge von 0.5 (bzw. 0.7)µm zeigten eine Transitfrequenz von 32(20)GHz
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und eine maximale Schwingfrequenz von 27(22)GHz. Das fmax/fT -Verhältnis hatte den
Wert 0.85 und 1.08 für HEMTs mit 0.5 und 0.7µm Gatelänge. Diese kleinen Werte
sind auf die parasitäre Leitfähigkeit des Silizium-Substrates zurückzuführen. Eine Anal-
yse der Parameter des Kleinsignalmodels zeigte, dass die Gate-Kapazität eines HEMTs
auf Silizium-Substrat grösser ist im Vergleich zu HEMTs auf Saphir. AlGaN/GaN-
Bauelemente sind für Hochtemperatur-Anwendungen einsetzbar. Die Charakterisierung
des Bauelements bei höheren Temperaturen zeigte, dass sich die Gleichstromeigenschaften
(der maximale Sättigungsstrom und die Steilheit) für AlGaN/GaN HEMTs auf Saphir-
Substraten beim Aufheizen stärker verschlechtern als jene auf Silizium-Substraten. Die
ausgewerteten Temperaturen im Kanal für AlGaN/GaN HEMTs auf Saphir und Silizium
Substraten zeigten eine höhere Kanaltemperatur im Falle des AlGaN/GaN HEMTs auf
Saphir-Substrat (320◦C) im Gegensatz zu Bauelementen auf Silizium-Substrat (95◦C).
Dieses Ergebnis wiederum bestätigte die Vorteile der AlGaN/GaN-HEMTs auf Silizium
Substraten für Hochleistungs- und Hochtemperaturanwendungen.
Der Einfluss der Dotierungskonzentration einer Carrier-supply-Schicht des Al-
GaN/GaN HEMTs (Silizium-Substrate) auf die DC- und HF-Eigenschaften wurde eben-
falls untersucht. Vier Proben mit unterschiedlichen Dotierungen, (d.h. von einer un-
dotierten Probe bis zur Konzentration von 1×1019cm−3) wurden miteinander verglichen.
Die Probe mit der höchsten Dotierung wurde mit einer GaN-Cap-Schicht bedeckt, um
damit die Leckströme zu reduzieren. Die Gleichstrom-Eigenschaften verbessern sich mit
erhöhter Dotierung. Eine geringere Leistungsfähigkeit zeigte sich bei der Probe mit der
Dotierung von 1×1019cm−3. Eine zu hohe Dotierung kann also die Materialqualität
und damit auch die Eigenschaften der HEMTs verschlechtern. Bei den HF-Messungen
wurde bei den HEMTs ohne Dotierung eine Ausgangsleistung von 0.56W/mm und für
die Probe mit den höchsten Dotierung eine Ausgangsleistung von 1.57W/mm gemessen.
Für alle Strukturen steigt die Ausgangsleistung mit der Drain-Source Spannung an. All-
gemein geht man von einem großen Einfluss der Oberflächen-Zustände des AlGaN auf
die Eigenschaften des 2DEG aus. Deshalb wurden die elektrischen Eigenschaften der
undotierten und der dotierten AlGaN/GaN HEMTs nach der Deposition einer SiO2- und
einer Si3N4- Passivierungsschicht untersucht. Hallmessungen zeigten, dass sich die 2DEG-
Konzentration mit einer Passivationsschicht erhöht. Die Si3N4-Passivierungsschicht führte
für alle vier Proben zu einer Verbesserung der DC- und RF-Eigenschaften. Für eine un-
dotierte Probe mit Si3N4- Passivierungsschicht wurde eine fast doppelt so hohe Aus-
gangsleistung beobachtet. Die SiO2-Passivierungsschicht brachte allerdings nur eine
Verbesserung der DC Eigenschaften, wogegen sich die HF-Eigenschaften verschlechtert
haben. Der physikalische Einfluss von Passivierungsschichten ist jedoch bis dato nicht
ganz verstanden und deswegen sind diesbezüglich weitere Untersuchungen notwendig.
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CHAPTER 9. Zusammenfassung
In dieser Arbeit wurde gezeigt, dass Silizium als Substrat für AlGaN/GaN-
Heterostrukturen geeignet ist. Diese Schichten gelten als vielversprechender Kandidat
für die industrielle Produktion von Bauelementen für Hochleistungs- und Hochtemperat-
uranwendung.
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Appendix A
Used Masks
All sets of masks used in this work were designed and fabricated at IGS-1 in
Forschungszentrum Juelich. Because of lack of the material in the initial phase of this
work, the mask were designed with the field area of 1× 1mm2.
Mask set 1: Round HEMT
The mask set consisted only of four masks (field height=width=1mm). This mask was
designed for quick and simple fabrication of Round Hemt layouts and testing structures
as follows:
linear TLM structure (right middle), circular TLM structure (right middle), Schottky
diodes structure (top), quadratical shaped Round HEMTs (middle), circular shape Round
HEMTs (bottom middle), testing structures for lithography and markers (left middle and
in the corners), name of designer (top right).
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Mask set 2: GaN HEMT
The mask set consisted of six masks (field height=width=1mm). This mask was
designed fabrication of Linear Hemt with testing structure as follows:
linear TLM structure (left top), Schottky diodes structure (left top), testing structures
for lithography and markers (left middle, top and in the corners), devices with different
source-drain spacing, different gate length and different gate width (center).
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Mask set 3: Mega HEMT
The mask set Mega HEMT consists of six masks. The dimensions of one field are:
height × width: 2.5mm × 2.0mm. On the mask are placed linear HEMTs with and air
bridges and testing structure and also structure for Hall measurements as follows:
linear TLM structure (center top), Schottky diodes structure (left top), testing
structures for lithography and markers (left and top), devices with different source-drain
spacing, different gate length and different gate width (center), RoundHEMTs with high
frequency pads (right top), MSM finger structures (middle left), Hall structure (bottom
left).
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Air Bridge Technology
In this section the fabrication technology of air bridges will be described. The air bridge
technology is important to interconnect two neighbor structures (in this case source) to
create conductive connection.
The technological process of fabrication of air bridges consists of three lithographical
steps, two metallization steps and one etching step. As a first lithographic step is the
covering of the part which will be over-bridged, with an thick resist (MAN 440). This
resist layer define the height of the bridge. Normally the thickness of ca 4µm is achieved
after the spinning at 6000rpm, what gives enough distance of the bridges over the gate
metallization. After pattering and developing, the resist has to be placed to hot plate
(150◦C) for at least 10 minutes. The heating up of the resist is important from two
reasons. The first, the solvent from the resist evaporates, what prevent of formation of
bubbles which will affect following steps. The second reason of heating up the sample is
that after heating up the profile of the resist changes and the corners become round. This
will prevent the disconnection of the metallization by lift-off step. In the next step, with
the help of positive resist the body of the bridges is defined. Then the metallization layer
is deposited and sequentially removed by lift-off process.
5 m
positive resist
negative resist
source contact
Figure B.1: REM photograph of developed resist shortly before metal
layer evaporation. See rounded corners of the negative resist caused
after backing up.
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The thickness of the metallization after evaporating reaches 600nm. This is enough to
provide a good stability to bridges. But this is sufficient only for small currents flowing
through it. At higher current density, bridges warms up and this leads to their destruc-
tion. Higher stability can be achieved increasing of the bridge thickness what can be
achieved with galvanization. Some small changes had to be implemented into the process
with galvanization. After the fist lithography the whole area of the sample was covered
with thin titanium layer, what provide conducting connection necessary by galvanization
process. Following process flow is then the same like in the case of non galvanized bridges.
But only with the difference that no metallization is done by evaporating but by galva-
nization process. The galvanized bridges reaches thicknesses about 1 − 3µm and can be
good controlled. Galvanized bridges are stable and are able to carry high current density.
5 m
a)
100 m
b)
Figure B.2: REM photographs of detail on the critical area under the
bridge of the air bridge (a) and fabricated transistor with air bridges
(b).
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Fabrication Process of AlGaN/GaN
HEMT
Mesa
? Cleaning in acetone and propanol, blow with dry N2
? Oxygen plasma, program 06
? Dehydration bake, 150◦C, 10minutes on hot plate
? Apply AZ 5214, spin at 4krpm
? Soft bake, 90◦C for 2 minute on hot plate
? Expose for 4.2 seconds
? Develop in AZ 400K:H2O (1:4) for 45 second
? Rinse in running D.I. water for ca 5 minutes
? Post bake, 120◦C for 20 minute in owen
? Ar+ sputtern, 10 minutes (300nm depth), voltage 500V, current 88mA
? Rinse in acetone and propanol, blow with N2
Ohmic Contacts
? Cleaning in acetone and propanol, blow with dry N2
? Oxygen plasma, program 06
? Solvent cleaning, HCl:H2O dip for 1 min, rinse in DI water
? HF:H2O dip for 1 min, rinse in DI water
? NH4:H2O dip for 10 min, rinse in DI water
? Dehydration bake, 150◦C, 10minutes on hot plate
? Apply AZ 5214, spin at 4krpm
? Soft bake, 90◦C for 2 minute on hot plate
? Expose for 4.6 seconds
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? Develop in AZ 400K:H2O (1:4) for 40 second
? Rinse in running D.I. water for ca 5 minutes
? Pre deposition dip in HF:H2O (1:2) for 30 second
? Deposit metal Ti/Al/Ni/Au of 35/200/40/50nm
? Immediately after deposition, lift off in acetone
? Rinse with propanol, blow with N2
? Immediately after lift off, thermal annealing
? Anneal at 900◦C for 30 second in N2 ambience
Gate Contacts
? Cleaning in Acetone and Propanol, blow with dry N2
? Dehydration bake, 150◦C, 10minutes on hot plate
? Apply PMMA 600K spin 6krpm, bake 175◦ for 2 minutes
? Apply PMMA 200K spin 6krpm, bake 175◦ for 2 minutes
? Apply PMMA 600K spin 6krpm, bake 175◦ for 2 minutes
? E-beam lithography, dose 300µC per cm2
? Develop in AR600-55 for 2 minutes
? Rinse in propanol
? Deposit metal Ni/Au of 50/100nm
? Lift off in acetone
? Rinse with propanol, blow with N2
Pads
? Cleaning in Acetone and Propanol, blow with dry N2
? Dehydration bake, 150◦C, 10minutes on hot plate
? Apply AZ 5214, spin at 4krpm
? Soft bake, 90◦C for 2 minute on hot plate
? Expose for 4.8 seconds
? Develop in AZ 400K:H2O (1:4) for 55 second
? Rinse in running D.I. water for ca 5 minutes
Air Bridges
? Cleaning in Acetone and Propanol, blow with dry N2
? Dehydration bake, 150◦C, 10minutes on hot plate
? Apply MAM 440, spin at 6krpm
? Bake at 85◦C for 3 minutes
? Exposure 5 minutes
? Develop in MAD 333 for ca 90 seconds
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? Post bake, 85◦C for 10 minutes
? Bake at 150◦C for 5 minutes on hot place
? Apply AZ 5214, spin at 2krpm
? Exposure 12 seconds
? Develop in AZ 400K:H2O (1:4) for ca 60 seconds
? Deposit metal Ti/Au of 100/600 nm
? Lift off in acetone, over night
? Rinse with propanol, blow carefully with N2
Passivation
? Cleaning in Acetone and Propanol, blow with dry N2
? Deposit SiO2 respect Si3N4 at 300◦C
? Rinse with propanol, blow with N2
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De-embedding
The process of de-embedding the parasitics of the pads in the case of the AlGaN/GaN
HEMTs on silicon substrate will be explained in this section. Two sets of S-parameters are
needed. Once the completely transistor including pads is measured and consequently the
pads without the transistor are measured in the whole range of bias and frequencies. The
measured S-parameters are converted to Y-parameters. The matrix of Y-parameters with
only pads is then deducted from the Y-matrix with transistor values. The final Y-matrix
is consequently converted back to S-parameter matrix from which the unity current gain
and the maximal frequency of oscillation is evaluated. Structure used for measurements
are pictured in figure D.1 and schematic draw of the process is pictured in D.2
Figure D.1: Photograph of structures used for measurements.
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S-parameters
Y-parameters
HEMT+pads pads
S-parameters
Y-parameters
HEMT+pads pads
YHEMT+pads Ypads
Y-parameters
HEMT
S-parameters
HEMT
Figure D.2: Schematic principle of pads parasitics de-embedding.
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